S3C94A5/F94A5

8-BIT CMOS MICROCONTROLLER USER'S MANUAL

Revision 1.1



Important Notice

The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein.

Samsung reserves the right to make changes in its products or product specifications with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.

This publication does not convey to a purchaser of semiconductor devices described herein any license under the patent rights of Samsung or others.

Samsung makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Samsung assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation any consequential or incidental damages.

S3C94A5/F94A5 8-Bit CMOS Microcontroller User's Manual, Revision 1.1 Publication Number: 21.1-S3-C94A5/F94A5-072005

© 2005 Samsung Electronics

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts.

Samsung products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, for other applications intended to support or sustain life, or for any other application in which the failure of the Samsung product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use a Samsung product for any such unintended or unauthorized application, the Buyer shall indemnify and hold Samsung and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Samsung was negligent regarding the design or manufacture of said product.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Samsung Electronics.

Samsung Electronics' microcontroller business has been awarded full ISO-14001 certification (BVQ1 Certificate No. 9330). All semiconductor products are designed and manufactured in accordance with the highest quality standards and objectives.

Samsung Electronics Co., Ltd. San #24 Nongseo-Ri, Giheung- Eup Yongin-City, Gyeonggi-Do, Korea C.P.O. Box #37, Suwon 449-900

TEL: (82)-(031)-209-1934 FAX: (82) (331) 209-1889

Home-Page URL: Http://www.samsungsemi.com/

Printed in the Republic of Korea

NOTIFICATION OF REVISIONS

ORIGINATOR: Samsung Electronics, LSI Development Group, Ki-Heung, South Korea

PRODUCT NAME: S3C94A5/F94A5 8-bit CMOS Microcontroller

DOCUMENT NAME: S3C94A5/F94A5 User's Manual, Revision 1.1

DOCUMENT NUMBER: 21.1-S3-C94A5/F94A5-072005

EFFECTIVE DATE: July, 2005

SUMMARY: As a result of additional product testing and evaluation, some specifications

published in the S3C94A5/F94A5 User's Manual, Revision 1, have been changed. These changes for S3C94A5/F94A5 microcontroller, which are described in detail in the *Revision Descriptions* section below, are related to the

followings:

Chapter 17. Electrical Data

DIRECTIONS: Please note the changes in your copy (copies) of the S3C94A5/F94A5 User's

Manual, Revision 1. Or, simply attach the Revision Descriptions of the next

page to S3C94A5/F94A5 User's Manual, Revision 1.

REVISION HISTORY

Revision	Date	Remark	
0	July, 2004	Preliminary spec for internal release only.	
1	February, 2005	First edition. Reviewed by Finechips.	
1.1	July, 2005	Second edition. Reviewed by Finechips.	

REVISION DESCRIPTIONS

1. ELECTRICAL DATA

Table 17-1. Absolute Maximum Ratings

 $(T_A = 25^{\circ}C)$

Parameter	Symbol	Conditions	Rat	ing	Unit
Supply voltage	V _{DD}	-	- 0.3 t	- 0.3 to + 6.5	
Input voltage	V _I	Ports 1–5	-0.3 to	V _{DD} + 0.3	V
Output voltage	V _O	-	- 0.3 to	-0.3 to $V_{DD} + 0.3$	
Output current High	I _{OH}	One I/O pin active	-	15	
		All I/O pins active	42-SDIP	- 60	mA
			44-QFP	- 90]
Output current Low	I _{OL}	One I/O pin active	+ 30		
		All I/O pin active	42-SDIP	+ 100	mA
			44-QFP	+ 150	
Operating temperature	T _A	_	– 25 to	0 + 85	°C
Storage temperature	T _{STG}	_	- 65 to + 150		°C

Table 17-9. External RC Oscillation (Mode 2) Characteristics

 $(T_A = -25 \,^{\circ}C \text{ to } + 85 \,^{\circ}C, \, V_{DD} = 2.7 \, \text{V} \text{ to } 5.5 \, \text{V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
RC oscillator frequency range ⁽¹⁾	f _{ERC}	T _A = 25 °C	4	-	8	MHz
Accuracy of RC oscillation (2)	ACC _{ERC}	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	- 7	-	+7	%
		$V_{DD} = 3.3 \text{ V},$ $T_{A} = -25 \text{ °C to } 85 \text{ °C}$	–15	-	+15	
RC oscillator setup time (3)	t _{SUERC}	T _A = 25 °C	_	_	10	ms

NOTES:

- 1. The frequency is adjusted by external resistor.
- 2. The min/max frequencies are within the range of RC OSC frequency (4 MHz to 8 MHz).
- 3. Data based on characterization results, not tested in production.
- 4. The external resistor is connected between V_{DD} and X_{IN} pin $(X_{OUT}$ pin should be open).

Preface

The S3C94A5/F94A5 Microcontroller User's Manual is designed for application designers and programmers who are using the S3C94A5/F94A5 microcontroller for application development. It is organized in two parts:

Part I Programming Model Part II Hardware Descriptions

Part I contains software-related information to familiarize you with the microcontroller's architecture, programming model, instruction set, and interrupt structure. It has six chapters:

Chapter 1	Product Overview	Chapter 4	Control Registers
Chapter 2	Address Spaces	Chapter 5	Interrupt Structure

Chapter 3 Addressing Modes Chapter 6 SAM88RCRI Instruction Set

Chapter 1, "Product Overview," is a high-level introduction to the S3C94A5/F94A5 with a general product description, and detailed information about individual pin characteristics and pin circuit types.

Chapter 2, "Address Spaces," explains the S3C94A5/F94A5 program and data memory, internal register file, and mapped control registers, and explains how to address them. Chapter 2 also describes working register addressing, as well as system and user-defined stack operations.

Chapter 3, "Addressing Modes," contains detailed descriptions of the six addressing modes that are supported by the CPU.

Chapter 4, "Control Registers," contains overview tables for all mapped system and peripheral control register values, as well as detailed one-page descriptions in standard format. You can use these easy-to-read, alphabetically organized, register descriptions as a quick-reference source when writing programs.

Chapter 5, "Interrupt Structure," describes the S3C94A5/F94A5 interrupt structure in detail and further prepares you for additional information presented in the individual hardware module descriptions in part II.

Chapter 6, "SAM88RCRI Instruction Set," describes the features and conventions of the instruction set used for all S3C9-series microcontrollers. Several summary tables are presented for orientation and reference. Detailed descriptions of each instruction are presented in a standard format. Each instruction description includes one or more practical examples of how to use the instruction when writing an application program.

A basic familiarity with the information in part I will help you to understand the hardware module descriptions in Part II. If you are not yet familiar with the SAM88RCRI product family and are reading this manual for the first time, we recommend that you first read chapters 1–3 carefully. Then, briefly look over the detailed information in chapters 4, 5, and 6. Later, you can reference the information in part I as necessary.

Part II contains detailed information about the peripheral components of the S3C94A5/F94A5 microcontrollers. Also included in part II are electrical, mechanical, MTP, and development tools data. It has 14 chapters:

Chapter 7	Clock Circuit	Chapter 14	Watch Timer
Chapter 8	RESET and Power-Down	Chapter 15	10-Bit Analog-To-Digital Converter
Chapter 9	I/O Ports	Chapter 16	Serial I/O Interface
Chapter 10	Basic Timer	Chapter 17	Electrical Data
Chapter 11	16-bit Timer 0	Chapter 18	Mechanical Data
Chapter 12	16-bit Timer 1	Chapter 19	S3F94A5 Flash MCU
Chapter 13	8-bit Timer 2	Chapter 20	Development Tools

Two order forms are included at the back of this manual to facilitate customer order for S3C94A5/F94A5 microcontroller: the Mask ROM Order Form, and the Mask Option Selection Form. You can photocopy these forms, fill them out, and then forward them to your local Samsung Sales Representative.

Table of Contents

Part I — Programming Model

Chapter 1	Product Overview	
SAM88RCRI Prod	duct Family	1-1
S3C94A5/F94A5	Microcontroller	1-1
-		
Pin Circuit Diagra	ms	1-8
01	A I I los es Ou es es	
Chapter 2	Address Spaces	
	(ROM)	
•	rure	
_	Register Area (C0H–CFH)	
System Stack		2-7
Chantar 2		
Chapter 3	Addressing Modes	
	ng Mode (R)	
	Addressing Mode (IR)	
	ng Mode (X)	
	ode (DA)	
Relative Address	Mode (RA)	3-12

Immediate Mode (IM)......3-12

Chapter 4	Control Registers	
Overview		4-1
Chapter 5	Interrupt Structure	
Overview		5-1
	ocessing Control Points	
	able Interrupt Instructions (EI, DI)	
Interrupt Pe	ending Function Types	5-2
Interrupt Pri	iority	5-2
Interrupt So	ource Service Sequence	5-3
•	ervice Routines	
	Interrupt Vector Addresses	
S3C94A5/F	94A5 Interrupt Structure	5-4
Chapter 6	SAM88RCRI Instruction Set	
Overview		6-1
Register Ac	ddressing	6-1
Addressing	Modes	6-1
Flags Regis	ster (FLAGS)	6-4
_	ptions	
	Set Notation	
	Codes	
Instruction I	Descriptions	6-10

Part II — Hardware Descriptions

Chapter 7	Clock Circuit	
Overview		l
	k Circuit7-1	
•	Notation7-1	
Main Oscilla	tor Circuits7-2	2
Clock Status	During Power-Down Modes7-3	3
System Cloc	k Control Register (CLKCON)7-4	ŀ
Stop Control	Register (STPCON)	;
Chapter 8	RESET and Power-Down	
System Reset	8-1	l
Overview	8-1	
Power-Down Mode	9S8-2	2
•	8-2	
	8-3	
Hardware Re	eset Values8-4	ļ
Chapter 9	I/O Ports	
Overview	9-1	
	egisters	
Port 1	9-3	3
Port 2	9-7	7
	9-9	
	9-1	_
Port 5	9-1	9
Chapter 10	Basic Timer	
Overview	10	-1
	Control Register (BTCON)10	
Basic Timer	Function Description10	-3

Chapter 11	16-bit Timer 0	
	er 0 Control Register (T0CON) ction Description	
Chapter 12	16-bit Timer 1	
Overview		12-1
Timer/Counte	er 1 Control Register (T1CON) ction Description	12-1
Chapter 13	8-bit Timer 2	
Overview		13-1
	er 2 Control Register (T2CON)	
Timer 2 Fund	ction Description	13-4
Chapter 14	Watch Timer	
Overview		14-1
	Control Register (WTCON)	
Watch Timer	Circuit Diagram	14-3
Chapter 15	10-Bit Analog-To-Digital Converte	er
Overview		15-1
•	on	
	iming	
	er Control Register (ADCON)	
	rence Voltage Levels	
DIOUR DIAGIAIII		

Chapter 16	Serial I/O Interface	
Programming SIO Control I SIO Pre-Scal SIO Block Diagran	g Procedure	16-2 16-2 16-3
Chapter 17	Electrical Data	
Overview		17-1
Chapter 18	Mechanical Data	
Overview		18-1
Chapter 19	S3F94A5 Flash MCU	
	ada Oharadariatiaa	
Operating Mo	ode Characteristics	19-5
Chapter 20	Development Tools	
Overview		20-1
	mbler	
	ds	
	get Board	
	lection (SAM8)	
Stop LED		20-5

List of Figures

Figure Number	Title	Page Number
1-1	Block Diagram	1-3
1-2	S3C94A5/F94A5 Pin Assignments (44-QFP-1010B)	1-4
1-3	S3C94A5/F94A5 Pin Assignments (42-SDIP-600)	1-5
1-4	Pin Circuit Type B (nRESET)	1-8
1-5	Pin Circuit Type E	1-8
1-6	Pin Circuit Type E-2 (P5.1–P5.6)	1-9
1-7	Pin Circuit Type E-4 (P1, P4.2–P4.6)	1-9
1-8	Pin Circuit Type F-16 (P2, P5.0)	1-10
1-9	Pin Circuit Type F-16A (P3, P4.0, P4.1, P4.7)	1-10
2-1	S3C94A5/F94A5 Program Memory Address Space	2-2
2-2	Smart Option	2-4
2-3	Internal Register File Organization	2-5
2-4	16-Bit Register Pairs	2-6
2-5	Stack Operations	2-7
3-1	Register Addressing	3-2
3-2	Working Register Addressing	
3-3	Indirect Register Addressing to Register File	3-3
3-4	Indirect Register Addressing to Program Memory	3-4
3-5	Indirect Working Register Addressing to Register File	3-5
3-6	Indirect Working Register Addressing to Program or Data Memory	3-6
3-7	Indexed Addressing to Register File	3-7
3-8	Indexed Addressing to Program or Data Memory with Short Offset	3-8
3-9	Indexed Addressing to Program or Data Memory with Long Offset	3-9
3-10	Direct Addressing for Load Instructions	3-10
3-11	Direct Addressing for Call and Jump Instructions	3-11
3-12	Relative Addressing	3-12
3-13	Immediate Addressing	3-12

List of Figures (Continued)

4-1 Register Description Format	Figure Number	Title	Page Number
5-2 Interrupt Function Diagram 5-2 5-3 S3C94A5/F94A5 Interrupt Structure 5-5 6-1 System Flags Register (FLAGS) 6-4 7-1 Crystal/Ceramic Oscillator(fx) 7-2 7-2 External Oscillator(fx) 7-2 7-3 RC Oscillator(fx) 7-2 7-4 External RC Oscillator(fx) 7-2 7-5 Internal RC Oscillator(fx) 7-2 7-6 System Clock Circuit Diagram 7-3 7-7 System Clock Control Register (CLKCON) 7-4 7-8 STOP Control Register (STPCON) 7-4 7-8 STOP Control Register (STPCON) 7-5 9-1 S3C94A5/F94A5 I/O Port Data Register Format 9-2 9-2 Port 1 Control Register (Dus Byte (P1CONI-) 9-4 9-3 Port 1 Control Register (Dus Byte (P1CONI-) 9-4 9-4 Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH) 9-6 9-5 Interrupt Pending Register (P1EDGE) 9-6 9-7 Port 1 Interrupt Edge Selection Register, High Byte (P1E	4-1	Register Description Format	4-4
5-3 S3C94A5/F94A5 Interrupt Structure .5-5 6-1 System Flags Register (FLAGS). .6-4 7-1 Crystal/Ceramic Oscillator(fx). .7-2 7-2 External Coscillator(fx). .7-2 7-3 RC Oscillator(fx). .7-2 7-4 External RC Oscillator(fx). .7-2 7-5 Internal RC Oscillator(fx). .7-2 7-6 System Clock Control Register (CLKCON). .7-4 7-8 STOP Control Register (STPCON). .7-5 9-1 S3C94A5/F94A5 I/O Port Data Register Format .9-2 9-2 Port 1 Control Register, Low Byte (P1CONH). .9-4 9-3 Port 1 Control Register, Low Byte (P1CONH). .9-4 9-4 Port 1 Interrupt Control Register (P1INT). .9-5 9-5 Interrupt Pending Register 1 (INTPND1). .9-5 9-6 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEH). .9-6 9-7 Port 2 Control Register, Low Byte (P2CONH). .9-7 9-9 Port 2 Control Register, Pagister, Pagister, Low Byte (P3EDGEH). .9-8 9-10 Po	5-1	S3C9-Series Interrupt Type	5-1
6-1 System Flags Register (FLAGS)	5-2	Interrupt Function Diagram	5-2
7-1 Crystal/Ceramic Oscillator(fx)	5-3	S3C94A5/F94A5 Interrupt Structure	5-5
7-2 External Oscillator(fx). 7-2 7-3 RC Oscillator(fx). 7-2 7-4 External RC Oscillator(fx). 7-2 7-5 Internal RC Oscillator(fx). 7-2 7-6 System Clock Circuit Diagram. 7-3 7-7 System Clock Control Register (CLKCON). 7-4 7-8 STOP Control Register (STPCON). 7-5 9-1 S3C94A5/F94A5 I/O Port Data Register Format 9-2 9-2 Port 1 Control Register, High Byte (P1CONH). 9-4 9-3 Port 1 Control Register, Low Byte (P1CONL). 9-4 9-4 Port 1 Interrupt Edge Selection Register (P1INT). 9-5 9-5 Interrupt Pending Register (P1INT). 9-5 9-6 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEH). 9-6 9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEH). 9-6 9-8 Port 2 Control Register, Low Byte (P2CONH). 9-8 9-9 Port 2 Control Register, Low Byte (P2CONH). 9-8 9-10 Port 3 Control Register, Low Byte (P3CONH). 9-10 9-11	6-1	System Flags Register (FLAGS)	6-4
7-3 RC Oscillator(fx)	7-1	Crystal/Ceramic Oscillator(fx)	7-2
7-4 External RC Oscillator(fx)	7-2	External Oscillator(fx)	7-2
7-5 Internal RC Oscillator(fx)	7-3	RC Oscillator(fx)	7-2
7-6 System Clock Cortrol Register (CLKCON) .7-3 7-7 System Clock Control Register (CLKCON) .7-4 7-8 STOP Control Register (STPCON) .7-5 9-1 S3C94A5/F94A5 I/O Port Data Register Format .9-2 9-2 Port 1 Control Register, High Byte (P1CONH) .9-4 9-3 Port 1 Control Register, Low Byte (P1CONL) .9-4 9-4 Port 1 Interrupt Control Register (P1INT) .9-5 9-5 Interrupt Pending Register (P1INT) .9-5 9-6 Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH) .9-6 9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL) .9-6 9-8 Port 2 Control Register, High Byte (P2CONH) .9-7 9-9 Port 2 Control Register, Low Byte (P2CONL) .9-8 9-10 Port 2 Pull-up Control Register (P2PUR) .9-8 9-11 Port 3 Control Register, Low Byte (P3CONH) .9-10 9-12 Port 3 Control Register (P3INT) .9-12 9-13 Port 3 Interrupt Control Register (P3INT) .9-12 9-14 Interrupt Pending Register (MITYPND2)	7-4	External RC Oscillator(fx)	7-2
7-7 System Clock Control Register (CLKCON) 7-4 7-8 STOP Control Register (STPCON) 7-5 9-1 S3C94A5/F94A5 I/O Port Data Register Format 9-2 9-2 Port 1 Control Register, High Byte (P1CONH) 9-4 9-3 Port 1 Control Register, Low Byte (P1CONL) 9-4 9-4 Port 1 Interrupt Control Register (P1INT) 9-5 9-5 Interrupt Pending Register 1 (INTPND1) 9-5 9-6 Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH) 9-6 9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL) 9-6 9-8 Port 2 Control Register, High Byte (P2CONH) 9-7 9-9 Port 2 Control Register, Low Byte (P2CONL) 9-8 9-10 Port 2 Control Register, Low Byte (P2CONL) 9-8 9-11 Port 3 Control Register, Low Byte (P3CONL) 9-8 9-11 Port 3 Control Register, Low Byte (P3CONL) 9-10 9-12 Port 3 Interrupt Control Register (P3NT) 9-12 9-13 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-14 Port 3 Pull-up Contro	7-5	Internal RC Oscillator(fx)	7-2
7-8 STOP Control Register (STPCON)	7-6	System Clock Circuit Diagram	7-3
9-1 S3C94A5/F94A5 I/O Port Data Register Format 9-2 9-2 Port 1 Control Register, High Byte (P1CONH) 9-4 9-3 Port 1 Control Register, Low Byte (P1CONL) 9-4 9-4 Port 1 Interrupt Control Register (P1INT) 9-5 9-5 Interrupt Pending Register 1 (INTPND1) 9-5 9-6 Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH) 9-6 9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL) 9-6 9-8 Port 2 Control Register, High Byte (P2CONH) 9-7 9-9 Port 2 Control Register, Low Byte (P2CONL) 9-8 9-10 Port 2 Pull-up Control Register (P2PUR) 9-8 9-11 Port 3 Control Register, High Byte (P3CONL) 9-11 9-12 Port 3 Control Register, High Byte (P3CONL) 9-11 9-13 Port 3 Interrupt Control Register (P3INT) 9-12 9-14 Interrupt Pending Register 2 (INTPND2) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEL) 9-13 9-17 Port 3 Pull-up Control Register, Low Byte (P3EDGEL) 9-13 9-18 Port 4 Control Register, High Byte (P4CONH) 9-14 9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Low Byte (P4CONH) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4PUR) 9-18 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-26 Port 4 and 5 Interrupt Control Register (P4POSINT) 9-20	7-7	System Clock Control Register (CLKCON)	7-4
9-2 Port 1 Control Register, High Byte (P1CONH) 9-4 9-3 Port 1 Control Register, Low Byte (P1CONL) 9-4 9-4 Port 1 Interrupt Control Register (P1INT) 9-5 9-5 Interrupt Pending Register 1 (INTPND1) 9-5 9-6 Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH) 9-6 9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL) 9-6 9-8 Port 2 Control Register, High Byte (P2CONH) 9-7 9-9 Port 2 Control Register, Low Byte (P2CONL) 9-8 9-10 Port 2 Pull-up Control Register (P2PUR) 9-8 9-11 Port 3 Control Register, Low Byte (P3CONL) 9-8 9-11 Port 3 Control Register, Low Byte (P3CONL) 9-10 9-12 Port 3 Control Register, Low Byte (P3CONL) 9-11 9-13 Port 3 Interrupt Control Register (P3R) 9-12 9-14 Interrupt Pending Register (P3INT) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, High Byte (P4CONH) 9-13 9-17	7-8		
9-2 Port 1 Control Register, High Byte (P1CONH) 9-4 9-3 Port 1 Control Register, Low Byte (P1CONL) 9-4 9-4 Port 1 Interrupt Control Register (P1INT) 9-5 9-5 Interrupt Pending Register 1 (INTPND1) 9-5 9-6 Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH) 9-6 9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL) 9-6 9-8 Port 2 Control Register, High Byte (P2CONH) 9-7 9-9 Port 2 Control Register, Low Byte (P2CONL) 9-8 9-10 Port 2 Pull-up Control Register (P2PUR) 9-8 9-11 Port 3 Control Register, Low Byte (P3CONL) 9-8 9-11 Port 3 Control Register, Low Byte (P3CONL) 9-10 9-12 Port 3 Control Register, Low Byte (P3CONL) 9-11 9-13 Port 3 Interrupt Control Register (P3R) 9-12 9-14 Interrupt Pending Register (P3INT) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, High Byte (P4CONH) 9-13 9-17	9-1	S3C94A5/F94A5 I/O Port Data Register Format	9-2
9-3 Port 1 Control Register, Low Byte (P1CONL) 9-4 9-4 Port 1 Interrupt Control Register (P1INT) 9-5 9-5 Interrupt Pending Register 1 (INTPND1) 9-5 9-6 Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH) 9-6 9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL) 9-6 9-8 Port 2 Control Register, High Byte (P2CONH) 9-7 9-9 Port 2 Control Register, Low Byte (P2CONL) 9-8 9-10 Port 2 Pull-up Control Register (P2PUR) 9-8 9-11 Port 3 Control Register, Low Byte (P3CONH) 9-8 9-11 Port 3 Control Register, Low Byte (P3CONH) 9-10 9-12 Port 3 Control Register, Low Byte (P3CONH) 9-11 9-13 Port 3 Interrupt Control Register (P3INT) 9-12 9-14 Interrupt Pending Register (P3INT) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL) 9-13 9-17 Port 3 Pull-up Control Register (P4PUR) 9-16 9-18	9-2		
9-4 Port 1 Interrupt Control Register (P1INT) 9-5 9-5 Interrupt Pending Register 1 (INTPND1) 9-5 9-6 Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH) 9-6 9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL) 9-6 9-8 Port 2 Control Register, High Byte (P2CONH) 9-7 9-9 Port 2 Control Register, Low Byte (P2CONL) 9-8 9-10 Port 2 Pull-up Control Register (P2PUR) 9-8 9-11 Port 3 Control Register, High Byte (P3CONH) 9-10 9-12 Port 3 Control Register, Low Byte (P3CONL) 9-10 9-13 Port 3 Interrupt Control Register (P3INT) 9-12 9-14 Interrupt Pending Register (P3INT) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEH) 9-13 9-17 Port 3 Port 4	9-3		
9-5 Interrupt Pending Register 1 (INTPND1) 9-5 9-6 Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH) 9-6 9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL) 9-6 9-8 Port 2 Control Register, High Byte (P2CONH) 9-7 9-9 Port 2 Control Register, Low Byte (P2CONL) 9-8 9-10 Port 2 Pull-up Control Register (P2PUR) 9-8 9-11 Port 3 Control Register, High Byte (P3CONH) 9-10 9-12 Port 3 Control Register, Low Byte (P3CONL) 9-11 9-13 Port 3 Interrupt Control Register (P3INT) 9-12 9-14 Interrupt Pending Register (P3INT) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-17 Port 3 Pull-up Control Register (P3PUR) 9-14 9-18 Port 3 Pull-up Control Register (P4PUR) 9-16 9-19 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Low Byte (P4CONH) 9-16 9-20	9-4	e , , , , , , , , , , , , , , , , , , ,	
9-6 Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH) 9-6 9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL) 9-6 9-8 Port 2 Control Register, High Byte (P2CONH) 9-7 9-9 Port 2 Control Register, Low Byte (P2CONL) 9-8 9-10 Port 2 Pull-up Control Register (P2PUR) 9-8 9-11 Port 3 Control Register, High Byte (P3CONH) 9-10 9-12 Port 3 Control Register, Low Byte (P3CONL) 9-11 9-13 Port 3 Interrupt Control Register (P3INT) 9-12 9-14 Interrupt Pending Register 2 (INTPND2) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL) 9-13 9-17 Port 3 Pull-up Control Register (P3PUR) 9-14 9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONH) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 Pull-up Control Register (P4PUR) 9-17 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONL) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4p5INT) 9-20	9-5	· · · · · · · · · · · · · · · · · · ·	
9-7 Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL). 9-6 9-8 Port 2 Control Register, High Byte (P2CONH). .9-7 9-9 Port 2 Control Register, Low Byte (P2CONL). .9-8 9-10 Port 2 Pull-up Control Register (P2PUR). .9-8 9-11 Port 3 Control Register, High Byte (P3CONH). .9-10 9-12 Port 3 Control Register, Low Byte (P3CONL). .9-11 9-13 Port 3 Interrupt Control Register (P3INT). .9-12 9-14 Interrupt Pending Register 2 (INTPND2). .9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH). .9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL). .9-13 9-17 Port 3 Pull-up Control Register (P3PUR). .9-14 9-18 Port 3 Pull-up Control Register (P4CONH). .9-16 9-19 Port 4 Control Register, Middle Byte (P4CONH). .9-16 9-19 Port 4 Control Register, Low Byte (P4CONH). .9-17 9-21 Port 4 Control Register, Low Byte (P4CONL). .9-17 9-21 Port 4 and 5 Interrupt Control Register (P4PUR). .9-18	9-6	, , , , ,	
9-8 Port 2 Control Register, High Byte (P2CONH) .9-7 9-9 Port 2 Control Register, Low Byte (P2CONL) .9-8 9-10 Port 2 Pull-up Control Register (P2PUR) .9-8 9-11 Port 3 Control Register, High Byte (P3CONH) .9-10 9-12 Port 3 Control Register, Low Byte (P3CONL) .9-11 9-13 Port 3 Interrupt Control Register (P3INT) .9-12 9-14 Interrupt Pending Register 2 (INTPND2) .9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) .9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL) .9-13 9-17 Port 3 Pull-up Control Register (P3PUR) .9-14 9-18 Port 4 Control Register, High Byte (P4CONH) .9-16 9-19 Port 4 Control Register, Middle Byte (P4CONM) .9-16 9-19 Port 4 Control Register, Low Byte (P4CONL) .9-17 9-21 Port 4 Pull-up Control Register (P4PUR) .9-17 9-22 Port 4 Pull-up Control Register (P4PUR) .9-18 9-23 Interrupt Pending Register (P4PUR) .9-18 9-24 Port	9-7		
9-9 Port 2 Control Register, Low Byte (P2CONL) 9-8 9-10 Port 2 Pull-up Control Register (P2PUR) 9-8 9-11 Port 3 Control Register, High Byte (P3CONH) 9-10 9-12 Port 3 Control Register, Low Byte (P3CONL) 9-11 9-13 Port 3 Interrupt Control Register (P3INT) 9-12 9-14 Interrupt Pending Register 2 (INTPND2) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL) 9-13 9-17 Port 3 Pull-up Control Register (P3PUR) 9-14 9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONH) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-18 9-23 Interrupt Pending Register, High-Byte (P5CONH) 9-18 9-24	9-8		
9-10 Port 2 Pull-up Control Register (P2PUR) 9-8 9-11 Port 3 Control Register, High Byte (P3CONH) 9-10 9-12 Port 3 Control Register, Low Byte (P3CONL) 9-11 9-13 Port 3 Interrupt Control Register (P3INT) 9-12 9-14 Interrupt Pending Register 2 (INTPND2) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL) 9-13 9-17 Port 3 Pull-up Control Register (P3PUR) 9-14 9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONM) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-22 Port 4 Pull-up Control Register (P4PUR) 9-17 9-23 Interrupt Pending Register (P4PUR) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-18 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20	9-9		
9-11 Port 3 Control Register, High Byte (P3CONH) 9-10 9-12 Port 3 Control Register, Low Byte (P3CONL) 9-11 9-13 Port 3 Interrupt Control Register (P3INT) 9-12 9-14 Interrupt Pending Register 2 (INTPND2) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL) 9-13 9-17 Port 3 Pull-up Control Register (P3PUR) 9-14 9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONM) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-18 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20 <			
9-12 Port 3 Control Register, Low Byte (P3CONL) 9-11 9-13 Port 3 Interrupt Control Register (P3INT) 9-12 9-14 Interrupt Pending Register 2 (INTPND2) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL) 9-13 9-17 Port 3 Pull-up Control Register (P3PUR) 9-14 9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONM) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-22 Port 4 Pull-up Control Register (P4PUR) 9-17 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20	9-11	· · · · · · · · · · · · · · · · · · ·	
9-13 Port 3 Interrupt Control Register (P3INT) 9-12 9-14 Interrupt Pending Register 2 (INTPND2) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL) 9-13 9-17 Port 3 Pull-up Control Register (P3PUR) 9-14 9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONM) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-18 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20			
9-14 Interrupt Pending Register 2 (INTPND2) 9-12 9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL) 9-13 9-17 Port 3 Pull-up Control Register (P3PUR) 9-14 9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONM) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4PISINT) 9-18 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 4 and 5 Interrupt Control Register (P4P5INT) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4N5INT) 9-20	9-13		
9-15 Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH) 9-13 9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL) 9-13 9-17 Port 3 Pull-up Control Register (P3PUR) 9-14 9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONM) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-18 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20	9-14		
9-16 Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL). 9-13 9-17 Port 3 Pull-up Control Register (P3PUR). 9-14 9-18 Port 4 Control Register, High Byte (P4CONH). 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONM). 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL). 9-17 9-21 Port 4 Pull-up Control Register (P4PUR). 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4n5INT). 9-18 9-23 Interrupt Pending Register 2 (INTPND2). 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH). 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL). 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT). 9-20			
9-17 Port 3 Pull-up Control Register (P3PUR) 9-14 9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONM) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-18 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20	9-16		
9-18 Port 4 Control Register, High Byte (P4CONH) 9-16 9-19 Port 4 Control Register, Middle Byte (P4CONM) 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-18 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20			
9-19 Port 4 Control Register, Middle Byte (P4CONM). 9-16 9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-18 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20			
9-20 Port 4 Control Register, Low Byte (P4CONL) 9-17 9-21 Port 4 Pull-up Control Register (P4PUR) 9-17 9-22 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-18 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20			
9-21Port 4 Pull-up Control Register (P4PUR)9-179-22Port 4 and 5 Interrupt Control Register (P4n5INT)9-189-23Interrupt Pending Register 2 (INTPND2)9-189-24Port 5 Control Register, High-Byte (P5CONH)9-199-25Port 5 Control Register, Low-Byte (P5CONL)9-209-26Port 4 and 5 Interrupt Control Register (P4n5INT)9-20			
9-22 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-18 9-23 Interrupt Pending Register 2 (INTPND2) 9-18 9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20			
9-23Interrupt Pending Register 2 (INTPND2)9-189-24Port 5 Control Register, High-Byte (P5CONH)9-199-25Port 5 Control Register, Low-Byte (P5CONL)9-209-26Port 4 and 5 Interrupt Control Register (P4n5INT)9-20			
9-24 Port 5 Control Register, High-Byte (P5CONH) 9-19 9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20		·	
9-25 Port 5 Control Register, Low-Byte (P5CONL) 9-20 9-26 Port 4 and 5 Interrupt Control Register (P4n5INT) 9-20			
9-26 Port 4 and 5 Interrupt Control Register (P4n5INT)9-20			

List of Figures (Continued)

Figure Number	Title	Page Number				
10-1	Basic Timer Control Register (BTCON)	10-2				
10-2	Basic Timer Block Diagram					
11-1	Timer 0 Control Register (T0CON)	11-2				
11-2	Interrupt Pending Register 3 (INTPND3)	11-3				
11-3	Simplified Timer 0 Function Diagram: Interval Timer Mode	11-4				
11-4	Simplified Timer 0 Function Diagram: PWM Mode	11-5				
11-5	Simplified Timer 0 Function Diagram: Capture Mode	11-6				
11-6	Timer 0 Block Diagram	11-7				
12-1	Timer 1 Control Register (T1CON)	12-2				
12-2	Interrupt Pending Register 3 (INTPND3)12-3					
12-3	Simplified Timer 1 Function Diagram: Interval Timer Mode					
12-4	Simplified Timer 1 Function Diagram: PWM Mode1					
12-5	Simplified Timer 1 Function Diagram: Capture Mode	12-6				
12-6	Timer 1 Block Diagram	12-7				
13-1	Timer 2 Control Register (T2CON)	13-2				
13-2	Interrupt Pending Register 3 (INTPND3)					
13-3	Simplified Timer 2 Function Diagram: Interval Timer Mode	13-4				
13-4	Simplified Timer 2 Function Diagram: PWM Mode13-5					
13-5	Simplified Timer 2 Function Diagram: Capture Mode13-6					
13-6	Timer 2 Block Diagram	13-7				
14-1	Watch Timer Control Register (WTCON)	14-2				
14-2	Watch Timer Circuit Diagram14-					

List of Figures (Continued)

Figure Number	Page Number	
15-1	A/D Converter Control Register (ADCON)	15-2
15-2	A/D Converter Data Register (ADDATAH/ADDATAL)	15-3
15-3	A/D Converter Functional Block Diagram	
15-4	Recommended A/D Converter Circuit for Highest Absolute Accuracy	15-5
16-1	Serial I/O Module Control Register (SIOCON)	16-2
16-2	SIO Prescaler Register (SIOPS)	16-3
16-3	SIO Functional Block Diagram	16-3
16-4	Serial I/O Timing in Transmit/Receive Mode (Tx at falling, SIOCON.4 = 0)	16-4
16-5	Serial I/O Timing in Transmit/Receive Mode (Tx at rising, SIOCON.4 = 1)	16-4
17-1	Stop Mode Release Timing When Initiated by an External Interrupt	17-6
17-2	Stop Mode Release Timing When Initiated by a RESET	17-7
17-3	Input Timing for External Interrupts	17-9
17-4	Input Timing for nRESET	17-10
17-5	Serial Data Transfer Timing	17-10
17-6	Clock Timing Measurement at X _{IN}	17-12
17-7	Operating Voltage Range	17-14
18-1	42-SDIP-600 Package Dimensions	18-1
18-2	44-QFP-1010B Package Dimensions	18-2
19-1	S3F94A5 Pin Assignments (44-QFP-1010B)	19-2
19-2	S3F94A5 Pin Assignments (42-SDIP-600)	19-3
19-3	Operating Voltage Range	19-7
20-1	SMDS Product Configuration (SMDS2+)	20-2
20-2	TB94A5 Target Board Configuration	20-3
20-3	Connectors (J101, J102) for TB94A5	20-6
20-4	S3C94A5 Probe Adapter for 42-SDIP Package	20-7
20-5	S3C94A5 Probe Adapter for 44-QFP Package	20-7

List of Tables

Table Title Number		Page Numbe
1-1	Pin Descriptions	1-6
4-1	System and Peripheral Control Registers	4-2
6-1	Instruction Group Summary	
6-2	Flag Notation Conventions	
6-3	Instruction Set Symbols	
6-4	Instruction Notation Conventions	
6-5	Opcode Quick Reference	
6-6	Condition Codes	6-9
8-1	Register Values after RESET	8-4
9-1	S3C94A5 Port Configuration Overview	9-1
9-2	Port Data Register Summary	9-2
17-1	Absolute Maximum Ratings	17-2
17-2	D.C. Electrical Characteristics	17-3
17-3	Data Retention Supply Voltage in Stop Mode	17-6
17-4	Input/Output Capacitance	17-7
17-5	A.C. Electrical Characteristics	17-8
17-6	A/D Converter Electrical Characteristics	17-9
17-7	Main Oscillation Characteristics	17-11
17-8	Main Oscillator Stabilization Time	17-12
17-9	External RC Oscillation (Mode 2) Characteristics	17-13
17-10	Internal RC Oscillation Characteristics	17-13
19-1	Descriptions of Pins Used to Read/Write the Flash ROM	19-4
19-2	Comparison of S3F94A5 and S3C94A5 Features	19-4
19-3	Operating Mode Selection Criteria	19-5
19-4	D.C. Electrical Characteristics	19-6
20-1	Power Selection Settings for TB94A5	20-4
20-2	Smart Option Switch Settings for TB94A5	
20-3	The SMDS2+ Tool Selection Setting	
20-4	Using Single Header Pins as the Input Path for External Trigger Sources	

List of Programming Tips

Description		Page Numbe
Chapter 2:	Address Spaces	
	ng the Common Working Register Area	
Standard	Stack Operations Using PUSH and POP	2-8
Chapter 5:	Interrupt Structure	
How to cle	ear an interrupt pending bit	5-6
Chapter 7:	Clock Circuits	
How to Us	se Stop Instruction	7-5

List of Register Descriptions

Register Identifier	Full Register Name	Page Numbe
ADCON	A/D Converter Control Register	4-5
BTCON	Basic Timer Control Register	4-6
CLKCON	System Clock Control Register	4-7
FLAGS	System Flags Register	4-8
INTPND1	Interrupt Pending Register 1	
INTPND2	Interrupt Pending Register 2	4-10
INTPND3	Interrupt Pending Register 3	4-11
P1CONH	Port 1 Control Register (High Byte)	4-12
P1CONL	Port 1 Control Register (Low Byte)	4-13
P1INT	Port 1 Interrupt Control Register	4-14
P1EDGEH	Port 1 Interrupt Edge Selection Register (High Byte)	4-15
P1EDGEL	Port 1 Interrupt Edge Selection Register (Low Byte)	4-16
P2CONH	Port 2 Control Register (High Byte)	4-17
P2CONL	Port 2 Control Register (Low Byte)	4-18
P2PUR	Port 2 Pull-up Control Register	4-19
P3CONH	Port 3 Control Register (High Byte)	4-20
P3CONL	Port 3 Control Register (Low Byte)	4-21
P3INT	Port 3 Interrupt Control Register	4-22
P3EDGEH	Port 3 Interrupt Edge Selection Register (High Byte)	4-23
P3EDGEL	Port 3 Interrupt Edge Selection Register (Low Byte)	4-24
P3PUR	Port 3 Pull-up Control Register	4-25
P4CONH	Port 4 Control Register (High Byte)	4-26
P4CONM	Port 4 Control Register (Middle Byte)	4-27
P4CONL	Port 4 Control Register (Low Byte)	4-28
P4n5INT	Port 4 and 5 Interrupt Control Register	4-29
P4PUR	Port 4 Pull-up Control Register	4-30
P5CONH	Port 5 Control Register (High Byte)	4-31
P5CONL	Port 5 Control Register (Low Byte)	4-32
SIOCON	SIO Control Register	4-33
STPCON	Stop Control Register	4-34
SYM	System Mode Register	4-35
T0CON	Timer 0 Control Register	4-36
T1CON	Timer 1 Control Register	4-37
T2CON	Timer 2 Control Register	4-38
WTCON	Watch Timer Control Register	4-39

List of Instruction Descriptions

Instruction Mnemonic	Full Instruction Name	Page Numbe
ADC	Add With Carry	6-11
ADD	Add	6-12
AND	Logical AND	6-13
CALL	Call Procedure	6-14
CCF	Complement Carry Flag	6-15
CLR	Clear	6-16
COM	Complement	6-17
CP	Compare	6-18
DEC	Decrement	6-19
DI	Disable Interrupts	6-20
EI	Enable Interrupts	6-21
IDLE	Idle Operation	6-22
INC	Increment	6-23
IRET	Interrupt Return	6-24
JP	Jump	6-25
JR	Jump Relative	6-26
LD	Load	6-27
LDC/LDE	Load Memory	6-29
LDCD/LDED	Load Memory and Decrement	6-31
LDCI/LDEI	Load Memory and Increment	6-32
NOP	No Operation	6-33
OR	Logical OR	6-34
POP	Pop From Stack	6-35
PUSH	Push To Stack	6-36
RCF	Reset Carry Flag	6-37
RET	Return	6-38
RL	Rotate Left	6-39
RLC	Rotate Left Through Carry	6-40
RR	Rotate Right	6-41
RRC	Rotate Right Through Carry	6-42
SBC	Subtract With Carry	6-43
SCF	Set Carry Flag	6-44
SRA	Shift Right Arithmetic	6-45
STOP	Stop Operation	6-46
SUB	Subtract	6-47
TCM	Test Complement Under Mask	6-48
TM	Test Under Mask	6-49
XOR	Logical Exclusive OR	6-50

S3C94A5/F94A5 PRODUCT OVERVIEW

1

PRODUCT OVERVIEW

SAM88RCRI PRODUCT FAMILY

Samsung's SAM88RCRI family of 8-bit single-chip CMOS microcontrollers offer fast and efficient CPU, a wide range of integrated peripherals, and supports Flash device.

A dual address/data bus architecture and bit- or nibble-configurable I/O ports provide a flexible programming environment for applications with varied memory and I/O requirements. Timer/counters with selectable operating modes are included to support real-time operations.

S3C94A5/F94A5 MICROCONTROLLER

The S3C94A5 can be used for dedicated control functions in a variety of applications, and is especially designed for application with printer or etc.

The S3C94A5/F94A5 single-chip 8-bit microcontroller is fabricated using an advanced CMOS process. It is built around the powerful SAM88RCRI CPU core.

Stop and Idle power-down modes were implemented to reduce power consumption. To increase on-chip register space, the size of the internal register file was logically expanded. The S3C94A5/F94A5 has 16K-byte of program ROM, and 368-byte of RAM (including 16-byte of working register).

Using the SAM88RCRI design approach, the following peripherals were integrated with the SAM88RCRI core:

- 5 configurable I/O ports including ports
- 15-bit programmable pins for external interrupts
- One 8-bit basic timer for oscillation stabilization and watch-dog functions
- Two 16-bit timer/counters and one 8-bit timer/counter with selectable operating modes
- Watch timer for real time
- 16 channel A/D converter
- 8-bit serial I/O interface

FLASH

The S3F94A5 microcontroller is available in Flash version. S3C94A5 microcontroller has an on-chip 16K-byte masked ROM. The S3F94A5 is comparable to S3C94A5, both in function and in pin configuration.



PRODUCT OVERVIEW S3C94A5/F94A5

FEATURES

CPU

SAM88RCRI CPU core

Memory

- 16k × 8 bits program memory (ROM)
- 368 × 8 bits data memory (RAM)

Instruction Set

- 41 instructions
- Idle and Stop instructions added for power-down modes

34 I/O Pins

High sink current (20mA at 3.3V)

Interrupts

- 23 interrupt source and 1 vector
- One interrupt level

8-Bit Basic Timer

- Watchdog timer function
- 4 kinds of clock source

16-Bit Timer/Counter 0

- External event counter
- PWM and capture function

16-Bit Timer/Counter 1

- Programmable 16-bit interval timer
- PWM and capture function

8-Bit Timer/Counter 2

- Programmable 8-bit interval timer
- PWM and capture function

Watch Timer

- Interval time: 3.91mS, 0.25S, 0.5S, and 1S at 4.19 MHz
- 0.5/1/2/4 kHz Selectable buzzer output

8-bit Serial I/O Interface

- 8-bit transmit/receive mode
- 8-bit receive mode
- LSB-first or MSB-first transmission selectable
- Internal or external clock source

A/D Converter

- 10-bit converter resolution
- 50us conversion speed at 1MHz f_{ADC} clock
- 16-channel

Two Power-Down Modes

- Idle mode: only CPU clock stops
- Stop mode: system clock and CPU clock stop

Oscillation Sources

- Crystal, ceramic, or RC for main clock (Internal or external RC oscillation)
- System clock frequency: 0.4 MHz 12 MHz
- CPU clock output

Instruction Execution Times

333nS at 12 MHz fx (minimum)

Operating Voltage Range

- 2.0 V to 5.5 V at 4.2 MHz
- 2.7 V to 5.5 V at 8 MHz
- 3.0 V to 5.5 V at 12 MHz

Operating Temperature Range

–25 °C to +85 °C

Package Type

44-pin QFP, 42-pin SDIP

Smart Option

 Oscillator type selectable by ROM option (ROM address 3FH)



S3C94A5/F94A5 PRODUCT OVERVIEW

BLOCK DIAGRAM




Figure 1-1. Block Diagram

PRODUCT OVERVIEW S3C94A5/F94A5

PIN ASSIGNMENTS




Figure 1-2. S3C94A5/F94A5 Pin Assignments (44-QFP-1010B)



S3C94A5/F94A5 PRODUCT OVERVIEW




Figure 1-3. S3C94A5/F94A5 Pin Assignments (42-SDIP-600)

PRODUCT OVERVIEW S3C94A5/F94A5

PIN DESCRIPTIONS

Table 1-1. Pin Descriptions

Pin Names	Pin Type	Pin Description	Circuit Number	Pin Numbers	Share Pins
P1.0 P1.1 P1.2 P1.3 P1.4 P1.5	I/O	1-bit programmable I/O port. Schmitt trigger input or push-pull, open- drain output and software assignable pull- ups.	E-4	44(37) 1(38) 2(39) 3(40) 4(41) 5(42)	INT INT INT INT INT
P1.6 P2.0 P2.1 P2.2 P2.3 P2.4 P2.5	I/O	1-bit programmable I/O port. Input or push-pull, open-drain output and software assignable pull-ups.	F-16	6(1) 7(2) 8(3) 9(4) 10(5) 11(6) 12(7)	AD0 AD1 AD2 AD3 AD4 AD5
P3.0 P3.1 P3.2 P3.3 P3.4 P3.5	I/O	1-bit programmable I/O port. Schmitt trigger input or push-pull, open- drain output and software assignable pull- ups.	F-16A	15(10) 16(11) 17(12) 18(13) 19(14) 20(15)	AD6/CLO/INT AD7/BUZ/INT AD8/INT AD9/T0OUT/ T0PWM/INT AD10/T0CAP/INT AD11/T0CLK/INT
P4.0 P4.1 P4.2 P4.3 P4.4 P4.5 P4.6 P4.7	I/O	1-bit programmable I/O port. Schmitt trigger input or push-pull, opendrain output and software assignable pullups.	F-16A F-16A E-4 E-4 E-4 E-4 E-4 F-16A	23(16) 24(17) 25(18) 26(19) 27(20) 28(21) 29(22) 30(23)	AD12/T1OUT/ T1PWM AD13/T2OUT/ T2PWM T1CAP T2CAP SO SI SCK AD14/INT
P5.0 P5.1–P5.6	I/O	1-bit programmable I/O port. Input or push-pull, open-drain output and software assignable pull-ups.	F-16 E-2	31(24) 32-37(25-30)	AD15/INT –

NOTE: Parentheses indicate pin number for 42-SDIP-600 package.



S3C94A5/F94A5 PRODUCT OVERVIEW

Table 1-1. Pin Descriptions (Continued)

Pin Names	Pin Type	Pin Description	Circuit Number	Pin Numbers	Share Pins
V _{DD1} , V _{SS1} V _{DD2} , V _{SS2}	-	Power input pins for internal power block	-	43,40(36,33) 21,22(-)	-
X _{OUT} , X _{IN}	_	Oscillator pins for system clock	-	41,42(34,35)	_
TEST	_	Chip test input pin Hold GND when the device is operating	-	38(31)	-
nRESET	I	nRESET signal input pin. Schmitt trigger input with internal pull-up resistor.	В	39(32)	-
INT	I/O	External interrupts input.	E-4 F-16A F-16A F-16	44,1-6 (37-42,1) 15-20(10-15) 30(23) 31(24)	P1.0-P1.6 P3.0-P3.5 P4.7 P5.0
T0CLK	I/O	Timer 0 external clock input	F-16A	20(15)	P3.5
T0CAP	I/O	Timer 0 capture input	F-16A	19(14)	P3.4
T0OUT	I/O	Timer 0 clock output	F-16A	18(13)	P3.3
T0PWM	I/O	Timer 0 PWM output	F-16A	18(13)	P3.3
T1CAP	I/O	Timer 1 capture input	E-4	25(18)	P4.2
T1OUT	I/O	Timer 1 clock output	F-16A	23(16)	P4.0
T1PWM	I/O	Timer 1 PWM input	F-16A	23(16)	P4.0
T2CAP	I/O	Timer 2 capture input	E-4	26(19)	P4.3
T2OUT	I/O	Timer 2 clock output	F-16A	24(17)	P4.1
T2PWM	I/O	Timer 2 PWM output	F-16A	24(17)	P4.1
AD0-AD5 AD6-AD11 AD12,13,14 AD15	I/O	Analog input pins for A/D converts module	F-16 F-16A F-16A F-16	7-12(2-7) 15-20(10-15) 23,24,30 (16,17,23) 31(24)	P2.0-P2.5 P3.0-P3.5 P4.0,P4.1, P4.7 P5.0
AV _{REF}	_	A/D converter reference voltage	_	13(8)	_
AV _{SS}	_	A/D converter ground	_	14(9)	-
BUZ	I/O	Buzzer signal output	F-16A	16(11)	P3.1
CLO	I/O	CPU clock output	F-16A	15(10)	P3.0
SCK SI SO	I/O	Serial clock, serial data input, serial data output	E-4	29(22) 28(21) 27(20)	P4.6 P4.5 P4.4

NOTE: Parentheses indicate pin number for 42-SDIP-600 package.



PRODUCT OVERVIEW S3C94A5/F94A5

PIN CIRCUIT DIAGRAMS




Figure 1-4. Pin Circuit Type B (nRESET)




Figure 1-5. Pin Circuit Type E

S3C94A5/F94A5 PRODUCT OVERVIEW




Figure 1-6. Pin Circuit Type E-2 (P5.1-P5.6)




Figure 1-7. Pin Circuit Type E-4 (P1, P4.2–P4.6)

PRODUCT OVERVIEW S3C94A5/F94A5




Figure 1-8. Pin Circuit Type F-16 (P2, P5.0)




Figure 1-9. Pin Circuit Type F-16A (P3, P4.0, P4.1, P4.7)

S3C94A5/F94A5 ADDRESS SPACES

2 ADDRESS SPACES

OVERVIEW

The S3C94A5/F94A5 microcontroller has two kinds of address space:

- Program memory (ROM)
- Internal register file

A 16-bit address bus supports program memory operations. Special instructions and related internal logic determine when the 16-bit bus carries addresses for program memory. A separate 8-bit register bus carries addresses and data between the CPU and the internal register file.

The S3C94A5 has 16K bytes of mask-programmable program memory on-chip. The S3C94A5/F94A5 microcontroller has 368 bytes general-purpose registers in its internal register file 64 bytes in the register file are mapped for system and peripheral control functions.



ADDRESS SPACES S3C94A5/F94A5

PROGRAM MEMORY (ROM)

Program memory (ROM) stores program code or table data. The S3C94A5 has 16K bytes of mask-programable program memory. The program memory address range is therefore 0H-3FFFH. The first 2 bytes of the ROM (0000H–0001H) are an interrupt vector address. The program reset address in the ROM is 0100H.




Figure 2-1. S3C94A5/F94A5 Program Memory Address Space

S3C94A5/F94A5 ADDRESS SPACES

SMART OPTION

Smart option is the ROM option for starting condition of the chip. The ROM addresses used by smart option are from 003CH to 003FH. The S3C94A5 only use 003FH and ROM address 003CH, 003DH, 003EH is not used.

For example, if you program as below:

ORG 003FH

DB 01H ; Select internal RC oscillation

If you don't program any values in these option areas, then the default value is "1".

In these cases, the address 003CH, 003DH, 003EH would be the value of "FFH".

ADDRESS SPACES S3C94A5/F94A5




Figure 2-2. Smart Option

S3C94A5/F94A5 ADDRESS SPACES

REGISTER ARCHITECTURE

The upper 80 bytes of the S3C94A5/F94A5's internal register file are addressed as working registers, system control registers and peripheral control registers. The lower 176 bytes of internal register file (00H–AFH) is called the general purpose register space.

For many SAM88RCRI microcontrollers, the addressable area of the internal register file is further expanded by the additional of one or more register pages at general purpose register space (00H–BFH). This register file expansion is implemented by page 1 in the S3C94A5/F94A5.




Figure 2-3. Internal Register File Organization



ADDRESS SPACES S3C94A5/F94A5

COMMON WORKING REGISTER AREA (C0H-CFH)

The SAM88RCRI register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

This16-byte address range is called common area. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations between different pages.

The Register (R) addressing mode can be used to access this area

Registers are addressed either as a single 8-bit register or as a paired 16-bit register. In 16-bit register pairs, the address of the first 8-bit register is always an even number and the address of the next register is an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register; the least significant byte is always stored in the next (+ 1) odd-numbered register.




Figure 2-4. 16-Bit Register Pairs

PROGRAMMING TIP — Addressing the Common Working Register Area

As the following examples show, you should access working registers in the common area, locations C0H–CFH, using working register addressing mode only.

Examples: 1. LD 0C2H,40H ; Invalid addressing mode!

Use working register addressing instead:

LD R2,40H ; R2 (C2H) \leftarrow the value in location 40H

2. ADD 0C3H,#45H ; Invalid addressing mode!

Use working register addressing instead:

ADD R3,#45H ; R3 (C3H) \leftarrow R3 + 45H

S3C94A5/F94A5 ADDRESS SPACES

SYSTEM STACK

S3C9-series microcontrollers use the system stack for subroutine calls and returns and to store data. The PUSH and POP instructions are used to control system stack operations. The S3C94A5/F94A5 architecture supports stack operations in the internal register file.

STACK OPERATIONS

Return addresses for procedure calls and interrupts and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS register are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address is always decremented before a push operation and incremented after a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 2-5.




Figure 2-5. Stack Operations

STACK POINTER (SP)

Register location D9H contains the 8-bit stack pointer (SP) that is used for system stack operations. After a reset, the SP value is undetermined.

Because only internal memory space is implemented in the S3C94A5/F94A5, the SP must be initialized to an 8-bit value in the range 00H–B7H.

NOTE

In case a Stack Pointer is initialized to 00H, it is decreased to FFH when stack operation starts. This means that a Stack Pointer access invalid stack area.

ADDRESS SPACES S3C94A5/F94A5

PROGRAMMING TIP — Standard Stack Operations Using PUSH and POP

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions:

LD .	SP,#0B8H	;	$SP \leftarrow B8H$ (Normally, the SP is set to 0B8H by the initialization routine)
PUSH PUSH PUSH PUSH	SYM WTCON 20H R3	· , , , , , , , , , , , , , , , , , , ,	$\begin{array}{lll} \text{Stack address 0B7H} \leftarrow & \text{SYM} \\ \text{Stack address 0B6H} \leftarrow & \text{WTCON} \\ \text{Stack address 0B5H} \leftarrow & 20\text{H} \\ \text{Stack address 0B4H} \leftarrow & \text{R3} \\ \end{array}$
POP POP POP POP	R3 20H WTCON SYM	;	R3 ← Stack address 0B4H 20H ← Stack address 0B5H WTCON ← Stack address 0B6H SYM ← Stack address 0B7H

S3C94A5/F94A5 ADDRESSING MODES

3

ADDRESSING MODES

OVERVIEW

Instructions that are stored in program memory are fetched for execution using the program counter. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in SAM88RCRI instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The SAM88RCRI instruction set supports six explicit addressing modes. Not all of these addressing modes are available for each instruction. The addressing modes and their symbols are as follows:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Relative Address (RA)
- Immediate (IM)



ADDRESSING MODES S3C94A5/F94A5

REGISTER ADDRESSING MODE (R)

In Register addressing mode, the operand is the content of a specified register (see Figure 3-1). Working register addressing differs from Register addressing because it uses a 16-byte working register space in the register file and a 4-bit register within that space (see Figure 3-2).




Figure 3-1. Register Addressing




Figure 3-2. Working Register Addressing



S3C94A5/F94A5 ADDRESSING MODES

INDIRECT REGISTER ADDRESSING MODE (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space (see Figures 3-3 through 3-6).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location.




Figure 3-3. Indirect Register Addressing to Register File

ADDRESSING MODES S3C94A5/F94A5

INDIRECT REGISTER ADDRESSING MODE (Continued)




Figure 3-4. Indirect Register Addressing to Program Memory

S3C94A5/F94A5 ADDRESSING MODES

INDIRECT REGISTER ADDRESSING MODE (Continued)




Figure 3-5. Indirect Working Register Addressing to Register File

ADDRESSING MODES S3C94A5/F94A5

INDIRECT REGISTER ADDRESSING MODE (Concluded)




Figure 3-6. Indirect Working Register Addressing to Program or Data Memory

S3C94A5/F94A5 ADDRESSING MODES

INDEXED ADDRESSING MODE (X)

Indexed (X) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see Figure 3-7). You can use Indexed addressing mode to access locations in the internal register file or in external memory.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range of -128 to +127. This applies to external memory accesses only (see Figure 3-8).

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to the base address (see Figure 3-9).

The only instruction that supports Indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support Indexed addressing mode for internal program memory, external program memory, and for external data memory, when implemented.




Figure 3-7. Indexed Addressing to Register File



ADDRESSING MODES S3C94A5/F94A5

INDEXED ADDRESSING MODE (Continued)




Figure 3-8. Indexed Addressing to Program or Data Memory with Short Offset

S3C94A5/F94A5 ADDRESSING MODES

INDEXED ADDRESSING MODE (Concluded)




Figure 3-9. Indexed Addressing to Program or Data Memory with Long Offset

ADDRESSING MODES S3C94A5/F94A5

DIRECT ADDRESS MODE (DA)

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.

The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.




Figure 3-10. Direct Addressing for Load Instructions

S3C94A5/F94A5 ADDRESSING MODES

DIRECT ADDRESS MODE (Continued)




Figure 3-11. Direct Addressing for Call and Jump Instructions

ADDRESSING MODES S3C94A5/F94A5

RELATIVE ADDRESS MODE (RA)

In Relative Address (RA) mode, a two's-complement signed displacement between $\,-\,128$ and $\,+\,127$ is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

The instructions that support RA addressing is JR.




Figure 3-12. Relative Addressing

IMMEDIATE MODE (IM)

In Immediate (IM) addressing mode, the operand value used in the instruction is the value supplied in the operand field itself. Immediate addressing mode is useful for loading constant values into registers.




Figure 3-13. Immediate Addressing





CONTROL REGISTERS

OVERVIEW

In this section, detailed descriptions of the S3C94A5/F94A5 control registers are presented in an easy-to-read format. These descriptions will help familiarize you with the mapped locations in the register file. You can also use them as a quick-reference source when writing application programs.

System and peripheral registers are summarized in Table 4-1. Figure 4-1 illustrates the important features of the standard register description format.

Control register descriptions are arranged in alphabetical order according to register mnemonic. More information about control registers is presented in the context of the various peripheral hardware descriptions in Part II of this manual.



Table 4-1. System and Peripheral Control Registers

Register Name	Mnemonic	Add	ress	R/W
-		Decimal	Hex	_
Loca	tions B0H — B3H are	not mapped		1
Timer 0 control register	T0CON	196	B4H	R/W
Timer 0 data register (high byte)	T0DATAH	197	B5H	R/W
Timer 0 data register (low byte)	TODATAL	198	B6H	R/W
Timer 0 counter (high byte)	T0CNTH	199	В7Н	R
Timer 0 counter (low byte)	T0CNTL	200	B8H	R
Timer 1 control resistor	T1CON	201	В9Н	R/W
Timer 1 data register (high byte)	T1DATAH	202	BAH	R/W
Timer 1 data register (low byte)	T1DATAL	203	BBH	R/W
Timer 1 counter (high byte)	T1CNTH	204	BCH	R
Timer 1 counter (low byte)	T1CNTL	205	BDH	R
Timer 2 control register	T2CON	206	BEH	R/W
Timer 2 data register	T2DATA	207	BFH	R/W
Timer 2 counter	T2CNT	208	D0H	R
A/D converter control register	ADCON	209	D1H	R/W
A/D converter data register (high byte)	ADDATAH	210	D2H	R
A/D converter data register (low byte)	ADDATAL	211	D3H	R
System clock control register	CLKCON	212	D4H	R/W
System flags register	FLAGS	213	D5H	R/W
Interrupt pending register 1	INTPND1	214	D6H	R/W
Interrupt pending register 2	INTPND2	215	D7H	R/W
Interrupt pending register 3	INTPND3	216	D8H	R/W
Stack pointer	SP	217	D9H	R/W
Watch timer control register	WTCON	218	DAH	R/W
	Location DBH is not n	napped		
Basic timer control register	BTCON	220	DCH	R/W
Basic timer counter	BTCNT	221	DDH	R
	Location DEH is not n	napped		
System mode register	SYM	223	DFH	R/W
STOP control register	STPCON	224	E0H	R/W
SIO control register	SIOCON	225	E1H	R/W
SIO data register	SIODATA	226	E2H	R/W
SIO prescaler register	SIOPS	227	E3H	R/W

Table 4-1. System and Peripheral Control Registers (Continued)

Register Name	Mnemonic	Addı	ress	R/W
		Decimal	Hex	
Port 1 data register	P1	228	E4H	R/W
Port 2 data register	P2	229	E5H	R/W
Port 3 data register	P3	230	E6H	R/W
Port 4 data register	P4	231	E7H	R/W
Port 5 data register	P5	232	E8H	R/W
	Location E9H is not m	napped		
Port 1 control register (high byte)	P1CONH	234	EAH	R/W
Port 1 control register (low byte)	P1CONL	235	EBH	R/W
Port 1 interrupt control register	P1INT	236	ECH	R/W
Port 1 interrupt edge selection register (high byte)	P1EDGEH	237	EDH	R/W
Port 1 interrupt edge selection register (low byte)	P1EDGEL	238	EEH	R/W
Port 2 control register (high byte)	P2CONH	239	EFH	R/W
Port 2 control register (low byte)	P2CONL	240	F0H	R/W
Port 2 pull-up control register	P2PUR	241	F1H	R/W
Port 3 control register (high byte)	P3CONH	242	F2H	R/W
Port 3 control register (low byte)	P3CONL	243	F3H	R/W
Port 3 pull-up control register	P3PUR	244	F4H	R/W
Port 3 interrupt control register	P3INT	245	F5H	R/W
Port 3 interrupt edge selection register (high byte)	P3EDGEH	246	F6H	R/W
Port 3 interrupt edge selection register (low byte)	P3EDGEL	247	F7H	R/W
Port 4 control register (high byte)	P4CONH	248	F8H	R/W
Port 4 control register (middle byte)	P4CONM	249	F9H	R/W
Port 4 control register (low byte)	P4CONL	250	FAH	R/W
Port 4 and 5 interrupt control register	P4n5INT	251	FBH	R/W
Port 4 pull-up control register	P4PUR	252	FCH	R/W
Port 5 control register (high byte)	P5CONH	253	FDH	R/W
Port 5 control register (low byte)	P5CONL	254	FEH	R/W
	Location FFH is not m	napped		




Figure 4-1. Register Description Format

ADCON — A/D Converter Control Register

D1H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R	R/W	R/W	R/W

.7–.4

A/D Input Pin Selection Bits

A/D	AVD Input PIN Selection Bits							
0	0	0	0	AD0 (P2.0)				
0	0	0	1	AD1 (P2.1)				
0	0	1	0	AD2 (P2.2)				
0	0	1	1	AD3 (P2.3)				
0	1	0	0	AD4 (P2.4)				
0	1	0	1	AD5 (P2.5)				
0	1	1	0	AD6 (P3.0)				
0	1	1	1	AD7 (P3.1)				
1	0	0	0	AD8 (P3.2)				
1	0	0	1	AD9 (P3.3)				
1	0	1	0	AD10 (P3.4)				
1	0	1	1	AD11 (P3.5)				
1	1	0	0	AD12 (P4.0)				
1	1	0	1	AD13 (P4.1)				
1	1	1	0	AD14 (P4.7)				
1	1	1	1	AD15 (P5.0)				

.3

End of Conversion Bit (Read-only)

_		1 77
	0	Conversion not complete
	1	Conversion complete

.2-.1

Clock Source Selection Bits

0	0	fxx/16
0	1	fxx/8
1	0	fxx/4
1	1	fxx

.0

Start or Enable Bit

0	Disable operation
1	Start operation (automatically disable operation after conversion complete)

BTCON — Basic Timer Control Register

DCH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7-.4

Watchdog Timer Enable Bits

1	0	1	0	Disable watchdog function		
Any other value		lue	Enable watchdog function			

.3-.2

Basic Timer Input Clock Selection Bits

0	0	fxx/4096
0	1	fxx/1024
1	0	fxx/128
1	1	fxx/16

.1

Basic Timer Counter Clear Bit (1)

0	No effect
1	Clear the basic timer counter value (BTCNT)

.0

Clock Frequency Divider Clear Bit for Basic Timer and Timer/Counters (2)

0	No effect
1	Clear clock frequency dividers

NOTES:

- 1. When "1" is written to BTCON.1, the basic timer counter value is cleared to "00H". Immediately following the write operation, the BTCON.1 value is automatically cleared to "0".
- 2. When "1" is written to BTCON.0, the corresponding frequency divider is cleared to "00H". Immediately following the write operation, the BTCON.0 value is automatically cleared to "0".

CLKCON — System Clock Control Register

D4H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7 Oscillator IRQ Wake-up Function Bit

0	Enable IRQ for main wake-up in power down mode
1	Disable IRQ for main wake-up in power down mode

.6–.5 Bits .6–.5

0 Always logic zero

.4–.3 CPU Clock (System Clock) Selection Bits

0	0	Divide by 16 (fxx/16)
0	1	Divide by 8 (fxx/8)
1	0	Divide by 2 (fxx/2)
1	1	Non-divided clock (fxx)

.2-.0 Bits .2-.0

0 Always logic zero

$\pmb{\mathsf{FLAGS}} - \mathsf{System} \; \mathsf{Flags} \; \mathsf{Register}$

D5H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
Х	Х	Х	X	_	_	_	_
R/W	R/W	R/W	R/W	_	_	_	_

.7 Carry Flag (C)

- Operation does not generate a carry or borrow condition
- .6 Zero Flag (Z)

0	Operation result is a non-zero value
1	Operation result is zero

.5 Sign Flag (S)

0	Operation generates a positive number (MSB = "0")
1	Operation generates a negative number (MSB = "1")

.4 Overflow Flag (V)

	•
0	Operation result is \leq +127 or \geq -128
1	Operation result is \geq +127 or \leq -128

.3–.0 Not used for S3C94A5/F94A5

INTPND1 — Interrupt Pending Register 1

D6H

Bit	lder	ntifier
RE	SET	Value
Rea	ad/W	/rite

.7	.6	.5	.4	.3	.2	.1	.0
-	0	0	0	0	0	0	0
_	R/W						

.7

Not used for S3C94A5/F94A5

.6

P1.6's Interrupt Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.5

P1.5's Interrupt Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.4

P1.4's Interrupt Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.3

P1.3's Interrupt Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.2

P1.2's Interrupt Pending Bit

0	No interrupt pending (when read), Clear pending bit (when write)
1	Interrupt is pending (when read)

.1

P1.1's Interrupt Pending Bit

0	No interrupt pending (when read), Clear pending bit (when write)
1	Interrupt is pending (when read)

.0

P1.0's Interrupt Pending Bit

0	No interrupt pending (when read), Clear pending bit (when write)
1	Interrupt is pending (when read)



INTPND2 — Interrupt Pending Register 2

D7H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7

P5.0's Interrupt Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.6

P4.7's Interrupt Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.5

P3.5's Interrupt Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.4

P3.4's Interrupt Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.3

P3.3's Interrupt Pending Bit

0	No interrupt pending (when read), Clear pending bit (when write)
1	Interrupt is pending (when read)

.2

P3.2's Interrupt Pending Bit

0	No interrupt pending (when read), Clear pending bit (when write)
1	Interrupt is pending (when read)

.1

P3.1's Interrupt Pending Bit

0	No interrupt pending (when read), Clear pending bit (when write)
1	Interrupt is pending (when read)

.0

P3.0's Interrupt Pending Bit

0	No interrupt pending (when read), Clear pending bit (when write)
1	Interrupt is pending (when read)

INTPND3 — Interrupt Pending Register 3

D8H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7

Watch Timer Interrupt Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.6

SIO Interrupt Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.5

Timer 2 Overflow Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.4

Timer 2 Match or Capture Pending Bit

0	No interrupt pending (when read), clear pending bit (when write)
1	Interrupt is pending (when read)

.3

Timer 1 Overflow Pending Bit

0	No interrupt pending (when read), Clear pending bit (when write)				
1	Interrupt is pending (when read)				

.2

Timer 1 Match or Capture Pending Bit

	<u> </u>
0	No interrupt pending (when read), Clear pending bit (when write)
1	Interrupt is pending (when read)

.1

Timer 0 Overflow Pending Bit

0	No interrupt pending (when read), Clear pending bit (when write)
1	Interrupt is pending (when read)

.0

Timer 0 Match or Capture Pending Bit

0	No interrupt pending (when read), Clear pending bit (when write)
1	Interrupt is pending (when read)



P1CONH — Port 1 Control Register (High Byte)

EAH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
-	_	0	0	0	0	0	0
_	_	R/W	R/W	R/W	R/W	R/W	R/W

.7-.6

Not used for S3C94A5/F94A5

.5-.4

P1.6/INT Configuration Bits

0	0	Schmitt trigger input					
0	1	rsh-pull output					
1	0	N-channel open-drain output					
1	1	Schmitt trigger input, pull-up					

.3–.2

P1.5/INT Configuration Bits

	0	0	Schmitt trigger input	
	0	1	1 Push-pull output	
1 0 N-channel open-drain output		N-channel open-drain output		
	1	1	Schmitt trigger input, pull-up	

.1–.0

P1.4/INT Configuration Bits

	0 0 Schmitt trigger input		Schmitt trigger input
0 1 Push-pull output		Push-pull output	
	1	0	N-channel open-drain output
Ī	1	1	Schmitt trigger input, pull-up

P1CONL — Port 1 Control Register (Low Byte)

EBH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7–.6

P1.3/INT Configuration Bits

0	0	Schmitt trigger input	
0) 1 Push-pull output		
1 0 N-channel open-drain output		N-channel open-drain output	
1	1 1 Schmitt trigger input, pull-up		

.5–.4

P1.2/INT Configuration Bits

0	0	Schmitt trigger input	
0	1 Push-pull output 0 N-channel open-drain output 1 Schmitt trigger input, pull-up		
1			
1			

.3–.2

P1.1/INT Configuration Bits

0 0 Schmitt trigger input		Schmitt trigger input
0	0 1 Push-pull output	
1 0 N-channel open-drain output		N-channel open-drain output
1	1	Schmitt trigger input, pull-up

.1–.0

P1.0/INT Configuration Bits

0	0	schmitt trigger input	
0	0 1 Push-pull output		
1	0	N-channel open-drain output	
1	1 Schmitt trigger input, pull-up		

P1INT— Port 1 Interrupt Control Register

ECH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
_	0	0	0	0	0	0	0
_	R/W						

.7

Not used for S3C94A5/F94A5

.6

P1.6's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.5

P1.5's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.4

P1.4's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.3

P1.3's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.2

P1.2's Interrupt Enable Bit

0	Disable interrupt	
1	Enable interrupt	

.1

P1.1's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.0

P1.0's Interrupt Enable Bit

	·
0	Disable interrupt
1	Enable interrupt

P1EDGEH — Port 1 Interrupt Edge Selection Register (High Byte)

EDH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
_	-	0	0	0	0	0	0
_	_	P/M	P/\//	P/M	P/W	P/M	P/W

.7-.6

Not used for S3C94A5/F94A5

.5-.4

P1.6's Interrupt State Setting Bit

0	0	Falling edge interrupt
0	1	Rising edge interrupt
1	0	Both rising and falling edges interrupt
1	1	Not available

.3–.2

P1.5's Interrupt State Setting Bit

0	0	Falling edge interrupt
0	1	Rising edge interrupt
1	0	Both rising and falling edges interrupt
1	1	Not available

.1–.0

P1.4's Interrupt State Setting Bit

0	0	Falling edge interrupt
0	1	Rising edge interrupt
1	0	Both rising and falling edges interrupt
1	1	Not available

P1EDGEL — Port 1 Interrupt Edge Selection Register (Low Byte)

EEH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7-.6

P1.3's Interrupt State Setting Bit

0	0	Falling edge interrupt
0	1	Rising edge interrupt
1	0	Both rising and falling edges interrupt

.5-.4

P1.2's Interrupt State Setting Bit

0	0	Falling edge interrupt	
0	1	Rising edge interrupt	
1	0	Both rising and falling edges interrupt	
1	1	Not available	

.3-.2

P1.1's Interrupt State Setting Bit

0	0	Falling edge interrupt
0	1	Rising edge interrupt
1 0 Both rising and falling edges interrupt		Both rising and falling edges interrupt
1	1	Not available

.1–.0

P1.0's Interrupt State Setting Bit

0	0	Falling edge interrupt
0	1	Rising edge interrupt
1	0	Both rising and falling edges interrupt
1	1	Not available

P2CONH — Port 2 Control Register (High Byte)

EFH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
<u>-</u> -	_	_	_	0	0	0	0
_	_	_	_	R/W	R/W	R/W	R/W

.7–.4

Not used for S3C94A5/F94A5

.3–.2 P2.5/AD5 Configuration Bits

0	0	Input mode
0	1	Push-pull output
1	0	N-channel open-drain output
1	1	Alternative function (AD5)

.1–.0 P2.4/AD4 Configuration Bits

0	0	Input mode			
0	1	Push-pull output			
1	0	I-channel open-drain output			
1	1	Alternative function (AD4)			



P2CONL — Port 2 Control Register (Low Byte)

F0H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7-.6

P2.3/AD3 Configuration Bits

0	0	Input mode
0	1	Push-pull output
1	0	N-channel open-drain output
1	1	Alternative function (AD3)

.5-.4

P2.2/AD2 Configuration Bits

0	0	Input mode
0	1	Push-pull output
1	0	N-channel open-drain output
1	1	Alternative function (AD2)

.3–.2

P2.1/AD1 Configuration Bits

0	0	Input mode				
0	1	Push-pull output				
1	0	l-channel open-drain output				
1	1	Alternative function (AD1)				

.1–.0

P2.0/AD0 Configuration Bits

0	0	Input mode
0	1	Push-pull output
1	0	N-channel open-drain output
1	1	Alternative function (AD0)

P2PUR — Port 2 Pull-up Control Register

F₁H

Bit	lder	ntifier
RE	SET	Value
Rea	ad/W	/rite

.7	.6	.5	.4	.3	.2	.1	.0
<u>-</u> -	_	0	0	0	0	0	0
_	_	R/W	R/W	R/W	R/W	R/W	R/W

.7-.6

Not used for S3C94A5/F94A5

.5

P2.5's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.4

P2.4's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.3

P2.3's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.2

P2.2's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.1

P2.1's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.0

P2.0's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

NOTE: A pull-up resistor of port 2 is automatically disabled when the corresponding pin is selected as push-pull output or alternative function.



P3CONH — Port 3 Control Register (High Byte)

F2H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
_	0	0	0	0	0	0	0
_	R/W						

.7

Not used for S3C94A5/F94A5

.6–.5

P3.5/AD11/T0CLK/INT Configuration Bits

L	0	0	Schmitt trigger input (T0CLK)	
	0 1 Push-pull output			
	1	0	N-channel open-drain output	
L		_	The strain terror open aram carpar	

.4-.3

P3.4/AD10/T0CAP/INT Configuration Bits

0	0	Schmitt trigger input (T0CAP)	
0	1	Push-pull output	
1	0	N-channel open-drain output	
1	1	Alternative function (AD10)	

.2-.0

P3.3/AD9/T0OUT/T0PWM/INT Configuration Bits

0	0	0	Schmitt trigger input
0	0	1	Push-pull output
0	1	0	N-channel open-drain output
0	1	1	Alternative function (AD9)
1	0	0	Alternative function (T0OUT/T0PWM)
Other Values		ues	Not available

P3CONL — Port 3 Control Register (Low Byte)

F3H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7–.6

P3.2/AD8/INT Configuration Bits

0	0	Schmitt trigger input		
0	1	Push-pull output		
		-channel open-drain output		
1	0	N-channel open-drain output		

.5-.3

P3.1/AD7/BUZ/INT Configuration Bits

0	0	0	Schmitt trigger input
0	0	1	Push-pull output
0	1	0	N-channel open-drain output
0	1	1	Alternative function (AD7)
1	0	0	Alternative function (BUZ)
Oth	Other Values		Not available

.2-.0

P3.0/AD6/CLO/INT Configuration Bits

0	0	0	Schmitt trigger input
0	0	1	Push-pull output
0	1	0	N-channel open-drain output
0	1	1	Alternative function (AD6)
1	0	0	Alternative function (CLO)
Other Values		ues	Not available

NOTE: CLO is CPU clock output.

P3INT — Port 3 Interrupt Control Register

F5H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
-	_	0	0	0	0	0	0
_	_	R/W	R/W	R/W	R/W	R/W	R/W

.7–.6

Not used for S3C94A5/F94A5

.5

P3.5's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.4

P3.4's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.3

P3.3's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.2

P3.2's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.1

P3.1's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.0

P3.0's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt



P3EDGEH — Port 3 Interrupt Edge Selection Register (High Byte)

F6H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
_	_	_	-	0	0	0	0
_	_	_	_	R/W	R/W	R/W	R/W

.7-.4

Not Used for S3C94A5/F94A5

.3-.2 P3.5's Interrupt State Setting Bit

0	0	Falling edge interrupt
0	1	Rising edge interrupt
1	0	Both rising and falling edges interrupt
1	1	Not available

.1-.0 P3.4's Interrupt State Setting Bit

_			
	0	0	Falling edge interrupt
	0	1	Rising edge interrupt
	1	0	Both rising and falling edges interrupt
	1	1	Not available



P3EDGEL — Port 3 Interrupt Edge Selection Register (Low Byte)

F7H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7–.6

P3.3's Interrupt State Setting Bit

(0	0	Falling edge interrupt
(0	1	Rising edge interrupt
	1	0	Both rising and falling edges interrupt

.5–.4

P3.2's Interrupt State Setting Bit

0	0	Falling edge interrupt
0	1	Rising edge interrupt
1	0	Both rising and falling edges interrupt
1	1	Not available

.3–.2

P3.1's Interrupt State Setting Bit

0	0	Falling edge interrupt
0	1	Rising edge interrupt
1	0	Both rising and falling edges interrupt

.1–.0

P3.0's Interrupt State Setting Bit

	0	0	Falling edge interrupt
	0	1	Rising edge interrupt
	1	0	Both rising and falling edges interrupt
Ī	1	1	Not available

S3C94A5/F94A5 **CONTROL REGISTERS**

P3PUR — Port 3 Pull-up Control Register

F4H

Bit Identifier
RESET Value
Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
_	-	0	0	0	0	0	0
_	_	R/W	R/W	R/W	R/W	R/W	R/W

.7-.6

Not used for S3C94A5/F94A5

.5

P3.5's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.4

P3.4's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.3

P3.3's Pull-up Resistor Enable Bit

0	Disable pull-up resistor			
1	Enable pull-up resistor			

.2

P3.2's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.1

P3.1's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.0

P3.0's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

NOTE: A pull-up resistor of port 3 is automatically disabled when the corresponding pin is selected as push-pull output or alternative function.



P4CONH — Port 4 Control Register (High Byte)

F8H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
_	_	_	_	0	0	0	0
_	_	_	_	R/W	R/W	R/W	R/W

.7-.4

Not used for S3C94A5/F94A5

.3–.2 P4.7/AD14/INT Configuration Bits

0	0	Schmitt trigger input			
0	1	Push-pull output			
1	0	l-channel open-drain output			
1	1	Alternative function (AD14)			

.1-.0 P4.6/SCK Configuration Bits

0	0	Schmitt trigger input (SCK input)			
0	1	1 Push-pull output			
1	0	N-channel open-drain output			
1 1 Alternative function (SCK output)					

S3C94A5/F94A5 CONTROL REGISTERS

P4CONM = Port 4 Control Register (Middle Byte)

F9H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7–.6

P4.5/SI Configuration Bits

0	0	schmitt trigger input (SI input)			
0	1	sh-pull output			
1	0	channel open-drain output			
1	1	Not available			

.5–.4

P4.4/SO Configuration Bits

0	0	Schmitt trigger input			
0	1	ush-pull output			
1	0	N-channel open-drain output			
1	1	Alternative function (SO output)			

.3–.2

P4.3/T2CAP Configuration Bits

0	0	Schmitt trigger input (T2CAP)			
0	1	ush-pull output			
1	0	N-channel open-drain output			
1	1	Not available			

.1–.0

P4.2/T1CAP Configuration Bits

0	0	Schmitt trigger input (T1CAP)			
0	1	ush-pull output			
1	0	l-channel open-drain output			
1	1	Not available			

P4CONL — Port 4 Control Register (Low Byte)

FAH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
-	_	0	0	0	0	0	0
_	_	R/W	R/W	R/W	R/W	R/W	R/W

.7-.6

Not used for S3C94A5/F94A5

.5-.3

P4.1/AD13/T2OUT/T2PWM Configuration Bits

0	0	0	Schmitt trigger input			
0	0	1	ush-pull output			
0	1	0	N-channel open-drain output			
0	1	1	Alternative function (T2OUT/T2PWM)			
1	0 0		Alternative function (AD13)			
Other Values		ues	Not available			

.2-.0

P4.0/AD12/T1OUT/T1PWM Configuration Bits

0	0	0	chmitt trigger input			
0	0	1	sh-pull output			
0	1	0	N-channel open-drain output			
0	1	1	ternative function (T1OUT/T1PWM)			
1	1 0 0 Alternative function (AD12)					
Other Values		ues	Not available			

P4n5INT — Port 4 and 5 Interrupt Control Register

FBH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
-	_	0	0	0	0	0	0
_	_	R/W	R/W	R/W	R/W	R/W	R/W

.7–.6

Not used for S3C94A5/F94A5

.5

P5.0's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.4

P4.7's Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.3–.2

P5.0's Interrupt State Setting Bits

0	0	Falling edge interrupt			
0	1	lising edge interrupt			
1	0	Both rising and falling edges interrupt			
1	1	Not available			

.1–.0

P4.7's Interrupt State Setting Bits

0	0	alling edge interrupt			
0	1	sing edge interrupt			
1	0	Both rising and falling edges interrupt			
1	1	Not available			



P4PUR — Port 4 Pull-up Control Register

FCH

Bit	lder	ntifier
RE:	SET	Value
Rea	ad/W	/rite

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7



0	Disable pull-up resistor
1	Enable pull-up resistor

.6

P4.6's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.5

P4.5's Pull-up Resistor Enable Bit

0	Disable pull-up resistor	
1	Enable pull-up resistor	

.4

P4.4's Pull-up Resistor Enable Bit

0	Disable pull-up resistor			
1	Enable pull-up resistor			

.3

P4.3's Pull-up Resistor Enable Bit

	. no o : an ap recieto: Inabio In							
0 Disable pull-up resistor		Disable pull-up resistor						
	1	Enable pull-up resistor						

.2

P4.2's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.1

P4.1's Pull-up Resistor Enable Bit

0	Disable pull-up resistor
1	Enable pull-up resistor

.0

P4.0's Pull-up Resistor Enable Bit

•							
0	Disable pull-up resistor						
1	Enable pull-up resistor						

NOTE: A pull-up resistor of port 4 is automatically disabled when the corresponding pin is selected as push-pull output or alternative function.



S3C94A5/F94A5 CONTROL REGISTERS

P5CONH — Port 5 Control Register (High Byte)

FDH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7–.6

P5.6 Configuration Bits

0	0	Input mode			
0	1	Push-pull output			
1	0	N-channel open-drain output			
1	1	Input, pull-up mode			

.5–.4

P5.5 Configuration Bits

0	0	Input mode			
0	1	Push-pull output			
1	0	N-channel open-drain output			
1	1	Input, pull-up mode			

.3–.2

P5.4 Configuration Bits

0	0	put mode			
0	1	Push-pull output			
1	0	N-channel open-drain output			
1	1	Input, pull-up mode			

.1–.0

P5.3 Configuration Bits

0	0	put mode					
0	1	Push-pull output					
1	0	-channel open-drain output					
1	1	Input, pull-up mode					

P5CONL — Port 5 Control Register (Low Byte)

FEH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
_	0	0	0	0	0	0	0
_	R/W						

.7

Not Used for S3C94A5/F94A5

.6-.5

P5.2 Configuration Bits

0	0	out mode					
0	1	Push-pull output					
1	0	channel open-drain output					
1	1	nput, pull-up mode					

.4-.3

P5.1 Configuration Bits

0	0	Input mode			
0	1	Push-pull output			
1	0	channel open-drain output			
1	1	Input, pull-up mode			

.2-.0

P5.0/AD15/INT Configuration Bits

0	0	0	Input mode	
0	0	1	Push-pull output	
0	1	0	N-channel open-drain output	
0	1	1	put, pull-up mode	
1	1 0 0 Alternative function (AD15)			
Other Values		ues	Not available	



S3C94A5/F94A5 CONTROL REGISTERS

SIOCON - SIO Control Register

E1H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	_
R/W	_						

.7

SIO Shift Clock Selection Bit

0	Internal clock (P.S clock)
1	External clock (SCK)

.6

Data Direction Control Bit

0	MSB-first mode
1	LSB-first mode

.5

SIO Mode Selection Bit

0	Receive-only mode
1	Transmit/receive mode

.4

Shift Clock Edge Selection Bit

0	Tx at falling edges, Rx at rising edges
1	Tx at rising edges, Rx at falling edges

.3

SIO Counter Clear and Shift Start Bit

0	No action
1	Clear 3-bit counter and start shifting

.2

SIO Shift Operation Enable Bit

0	Disable shifter and clock counter
1	Enable shifter and clock counter

.1

SIO Interrupt Enable Bit

0	Disable SIO interrupt					
1	Enable SIO interrupt					

.0

Not used for S3C94A5/F94A5



STPCON — Stop Control Register

E0H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7-.0 Stop Control Bits

1	0	1	0	0	1	0	1	Enable stop instruction
Other Values					s			Disable stop instruction

NOTE: Before executing the STOP instruction, the STPCON register must be set to "10100101B". Otherwise the STOP instruction will not execute.

S3C94A5/F94A5 CONTROL REGISTERS

${\color{red}\textbf{SYM}}-{\color{blue}\textbf{System Mode Register}}$

DFH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
_	_	_	_	0	0	0	0
_	_	_	_	R/W	R/W	R/W	R/W

.7–.4

Not used for S3C94A5/F94A5

.3

Global Interrupt Enable Bit

0	Global interrupt processing disable (DI instruction)
1	Global interrupt processing enable (EI instruction)

.2–.0

Page Selection Bits

0	0	0	Page 0
0	0	1	Page 1
Oth	Other Values		Not available



TOCON — Timer 0 Control Register

B4H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7–.5

Timer 0 Input Clock Selection Bits

0	0	0	fxx/1024
0	0	1	fxx/256
0	1	0	fxx/64
0	1	1	fxx/8
1	0	0	fxx
1	0	1	External clock falling edge (T0CLK)
1	1	0	External clock rising edge (T0CLK)
1	1	1	Counter stop

.4-.3

Timer 0 Operating Mode Selection Bits

0	0	Interval mode
0	1	Capture mode (capture on rising edge, counter running, OVF can occur)
1	0	Capture mode (capture on falling edge, counter running, OVF can occur)
1	1	PWM mode (OVF & match interrupt can occur)

.2

Timer 0 Counter Clear Bit

0	No effect
1	Clear the timer 0 counter (when write)

.1

Timer 0 Match/Capture Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.0

Timer 0 Overflow Interrupt Enable Bit

0	Disable overflow interrupt
1	Enable overflow interrupt

S3C94A5/F94A5 CONTROL REGISTERS

T1CON — Timer 1 Control Register

B9H

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7–.5

Timer 1 Input Clock Selection Bits

0	0	0	fxx/1024
0	0	1	fxx/256
0	1	0	fxx/64
0	1	1	fxx/8
1	0	0	fxx
1	1	1	Counter stop
Oth	Other Values		Not available

.4-.3

Timer 1 Operating Mode Selection Bits

0	0	Interval mode
0	1	Capture mode (capture on rising edge, counter running, OVF can occur)
1	0	Capture mode (capture on falling edge, counter running, OVF can occur)
1	1	PWM mode (OVF & match interrupt can occur)

.2

Timer 1 Counter Enable Bit

0	No effect
1	Clear the timer 1 counter (when write)

.1

Timer 1 Match/Capture Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.0

Timer 1 Overflow Interrupt Enable Bit

0	Disable overflow interrupt
1	Enable overflow interrupt

T2CON — Timer 2 Control Register

BEH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
0	0	0	0	0	0	0	0
R/W							

.7–.5

Timer 2 Input Clock Selection Bits

0	0	0	fxx/1024
0	0	1	fxx/256
0	1	0	fxx/64
0	1	1	fxx/8
1	0	0	fxx
1	1	1	Counter stop
Oth	Other Values		Not available

.4-.3

Timer 2 Operating Mode Selection Bits

0	0	Interval mode
0	1	Capture mode (capture on rising edge, counter running, OVF can occur)
1	0	Capture mode (capture on falling edge, counter running, OVF can occur)
1	1	PWM mode (OVF & match interrupt can occur)

.2

Timer 2 Counter Clear Bit

0	No effect
1	Clear the timer 2 counter (when write)

.1

Timer 2 Match/Capture Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.0

Timer 2 Overflow Interrupt Enable Bit

0	Disable overflow interrupt
1	Enable overflow interrupt

S3C94A5/F94A5 CONTROL REGISTERS

$\boldsymbol{WTCON} - \textbf{Watch Timer Control Register}$

DAH

Bit Identifier RESET Value Read/Write

.7	.6	.5	.4	.3	.2	.1	.0
_	0	0	0	0	0	0	_
_	R/W	R/W	R/W	R/W	R/W	R/W	_

.7

Not used for S3C94A5/F94A5

.6

Watch Timer Interrupt Enable Bit

0	Disable watch timer interrupt
1	Enable watch timer interrupt

.5–.4

Buzzer Signal Selection Bits (fx = 4.19 MHz)

0	0	0.5 kHz
0	1	1 kHz
1	0	2 kHz
1	1	4 kHz

.3–.2

Watch Timer Speed Selection Bits (fx = 4.19 MHz)

0	0	Set watch timer interrupt to 1s	
0	1	Set watch timer interrupt to 0.5s	
1	0	Set watch timer interrupt to 0.25s	
1	1	Set watch timer interrupt to 3.91ms	

.1

Watch Timer Enable Bit

0	Disable watch timer; Clear frequency dividing circuits
1	Enable watch timer

.0

Not used for S3C94A5/F94A5



S3C94A5/F94A5 INTERRUPT STRUCTURE

5

INTERRUPT STRUCTURE

OVERVIEW

The SAM88RCRI interrupt structure has two basic components: a vector, and sources. The number of interrupt sources can be serviced through a interrupt vector which is assigned in ROM address 0000H – 0001H.




Figure 5-1. S3C9-Series Interrupt Type

INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can be controlled in two ways: globally, or by specific interrupt level and source. The system-level control points in the interrupt structure are therefore:

- Global interrupt enable and disable (by EI and DI instructions)
- Interrupt source enable and disable settings in the corresponding peripheral control register(s)

ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

The system mode register, SYM (DFH), is used to enable and disable interrupt processing.

SYM.3 is the enable and disable bit for global interrupt processing, which you can set by modifying SYM.3. An Enable Interrupt (EI) instruction must be included in the initialization routine that follows a reset operation in order to enable interrupt processing. Although you can manipulate SYM.3 directly to enable and disable interrupts during normal operation, we recommend that you use the EI and DI instructions for this purpose.



INTERRUPT STRUCTURE S3C94A5/F94A5

INTERRUPT PENDING FUNCTION TYPES

When the interrupt service routine has executed, the application program's service routine must clear the appropriate pending bit before the return from interrupt subroutine (IRET) occurs.

INTERRUPT PRIORITY

Because there is not a interrupt priority register in SAM88RCRI, the order of service is determined by a sequence of source which is executed in interrupt service routine.




Figure 5-2. Interrupt Function Diagram

S3C94A5/F94A5 INTERRUPT STRUCTURE

INTERRUPT SOURCE SERVICE SEQUENCE

The interrupt request polling and servicing sequence is as follows:

1. A source generates an interrupt request by setting the interrupt request pending bit to "1".

- 2. The CPU generates an interrupt acknowledge signal.
- 3. The service routine starts and the source's pending flag is cleared to "0" by software.
- 4. Interrupt priority must be determined by software polling method.

INTERRUPT SERVICE ROUTINES

Before an interrupt request can be serviced, the following conditions must be met:

- Interrupt processing must be enabled (EI, SYM.3 = "1")
- Interrupt must be enabled at the interrupt's source (peripheral control register)

If all of the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

- 1. Reset (clear to "0") the global interrupt enable bit in the SYM register (DI, SYM.3 = "0") to disable all subsequent interrupts.
- Save the program counter and status flags to stack.
- 3. Branch to the interrupt vector to fetch the service routine's address.
- Pass control to the interrupt service routine.

When the interrupt service routine is completed, an Interrupt Return instruction (IRET) occurs. The IRET restores the PC and status flags and sets SYM.3 to "1"(EI), allowing the CPU to process the next interrupt request.

GENERATING INTERRUPT VECTOR ADDRESSES

The interrupt vector area in the ROM contains the address of the interrupt service routine. Vectored interrupt processing follows this sequence:

- 1. Push the program counter's low-byte value to stack.
- 2. Push the program counter's high-byte value to stack.
- 3. Push the FLAGS register values to stack.
- 4. Fetch the service routine's high-byte address from the vector address 0000H.
- 5. Fetch the service routine's low-byte address from the vector address 0001H.
- 6. Branch to the service routine specified by the 16-bit vector address.

INTERRUPT STRUCTURE S3C94A5/F94A5

S3C94A5/F94A5 INTERRUPT STRUCTURE

The S3C94A5/F94A5 microcontroller has twenty three peripheral interrupt sources:

- Timer 0 match/capture interrupt
- Timer 0 overflow interrupt
- Timer 1 match/capture interrupt
- Timer 1 overflow interrupt
- Timer 2 match/capture interrupt
- Timer 2 overflow interrupt
- SIO interrupt
- Watch Timer interrupt
- Seven external interrupts for port 1
- Six external interrupts for port 3
- One external interrupt for port 4
- One external interrupt for port 5



S3C94A5/F94A5 INTERRUPT STRUCTURE




Figure 5-3. S3C94A5/F94A5 Interrupt Structure



INTERRUPT STRUCTURE S3C94A5/F94A5

Programming Tip — How to clear an interrupt pending bit

As the following examples are shown, a load instruction should be used to clear an interrupt pending bit.

Examples:

LD INTPND1, #11111011B ; Clear P1.2's interrupt pending bit
 IRET
 LD INTPND3, #01111111B ; Clear watch timer interrupt pending bit
 IRET



SAM88RCRI INSTRUCTION SET

OVERVIEW

The SAM88RCRI instruction set is designed to support the large register file. It includes a full complement of 8-bit arithmetic and logic operations. There are 41 instructions. No special I/O instructions are necessary because I/O control and data registers are mapped directly into the register file. Flexible instructions for bit addressing, rotate, and shift operations complete the powerful data manipulation capabilities of the SAM88RCRI instruction set.

REGISTER ADDRESSING

To access an individual register, an 8-bit address in the range 0-255 or the 4-bit address of a working register is specified. Paired registers can be used to construct 16-bit program memory or data memory addresses. For detailed information about register addressing, please refer to Section 2, "Address Spaces".

ADDRESSING MODES

There are six addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), and Immediate (IM). For detailed descriptions of these addressing modes, please refer to Section 3, "Addressing Modes".



SAM88RCRI INSTRUCTION SET S3C94A5/F94A5

Table 6-1. Instruction Group Summary

Mnemonic	Operands	Instruction
Load Instructions	s	
CLR	dst	Clear
LD	dst,src	Load
LDC	dst,src	Load program memory
LDE	dst,src	Load external data memory
LDCD	dst,src	Load program memory and decrement
LDED	dst,src	Load external data memory and decrement
LDCI	dst,src	Load program memory and increment
LDEI	dst,src	Load external data memory and increment
POP	dst	Pop from stack
PUSH	src	Push to stack
Arithmetic Instru	ctions	
ADC	dst,src	Add with carry
ADD	dst,src	Add
CP	dst,src	Compare
DEC	dst	Decrement
INC	dst	Increment
SBC	dst,src	Subtract with carry
SUB	dst,src	Subtract
Logic Instruction	S	
AND	dst,src	Logical AND
COM	dst	Complement
OR	dst,src	Logical OR
XOR	dst,src	Logical exclusive OR



Table 6-1. Instruction Group Summary (Continued)

Mnemonic	Operands	Instruction	
Program Control Instructions			
CALL	dst	Call procedure	
IRET		Interrupt return	
JP	cc,dst	Jump on condition code	
JP	dst	Jump unconditional	
JR	cc,dst	Jump relative on condition code	
RET		Return	
Bit Manipulation Instr	ructions		
TCM	dst,src	Test complement under mask	
TM	dst,src	Test under mask	
Rotate and Shift Instr	uctions		
RL	dst	Rotate left	
RLC	dst	Rotate left through carry	
RR	dst	Rotate right	
RRC	dst	Rotate right through carry	
SRA	dst	Shift right arithmetic	
CPU Control Instruction	ons		
CCF		Complement carry flag	
DI		Disable interrupts	
EI		Enable interrupts	
IDLE		Enter Idle mode	
NOP		No operation	
RCF		Reset carry flag	
SCF		Set carry flag	
STOP		Enter Stop mode	



FLAGS REGISTER (FLAGS)

The FLAGS register contains eight bits that describe the current status of CPU operations. Four of these bits, FLAGS.4 – FLAGS.7, can be tested and used with conditional jump instructions;

FLAGS register can be set or reset by instructions as long as its outcome does not affect the flags, such as, Load instruction. Logical and Arithmetic instructions such as, AND, OR, XOR, ADD, and SUB can affect the Flags register. For example, the AND instruction updates the Zero, Sign and Overflow flags based on the outcome of the AND instruction. If the AND instruction uses the Flags register as the destination, then simultaneously, two write will occur to the Flags register producing an unpredictable result.




Figure 6-1. System Flags Register (FLAGS)

FLAG DESCRIPTIONS

Overflow Flag (FLAGS.4, V)

The V flag is set to "1" when the result of a two's-complement operation is greater than + 127 or less than - 128. It is also cleared to "0" following logic operations.

Sign Flag (FLAGS.5, S)

Following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic zero indicates a positive number and a logic one indicates a negative number.

Zero Flag (FLAGS.6, Z)

For arithmetic and logic operations, the Z flag is set to "1" if the result of the operation is zero. For operations that test register bits, and for shift and rotate operations, the Z flag is set to "1" if the result is logic zero.

Carry Flag (FLAGS.7, C)

The C flag is set to "1" if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.



INSTRUCTION SET NOTATION

Table 6-2. Flag Notation Conventions

Flag	Description		
С	Carry flag		
Z	Zero flag		
S	Sign flag		
V	Overflow flag		
0	Cleared to logic zero		
1	Set to logic one		
*	Set or cleared according to operation		
_	Value is unaffected		
х	Value is undefined		

Table 6-3. Instruction Set Symbols

Symbol	Description		
dst	Destination operand		
src	Source operand		
@	Indirect register address prefix		
PC	Program counter		
FLAGS	Flags register (D5H)		
#	Immediate operand or register address prefix		
Н	Hexadecimal number suffix		
D	Decimal number suffix		
В	Binary number suffix		
орс	Opcode		



SAM88RCRI INSTRUCTION SET S3C94A5/F94A5

Table 6-4. Instruction Notation Conventions

Notation	Description	Actual Operand Range
СС	Condition code	See list of condition codes in Table 6-6.
r	Working register only	Rn (n = 0–15)
rr	Working register pair	RRp (p = 0, 2, 4,, 14)
R	Register or working register	reg or Rn (reg = 0-255, n = 0-15)
RR	Register pair or working register pair	reg or RRp (reg = 0–254, even number only, where $p = 0, 2,, 14$)
lr	Indirect working register only	@Rn (n = 0–15)
IR	Indirect register or indirect working register	@Rn or @reg (reg = 0-255, n = 0-15)
Irr	Indirect working register pair only	@RRp (p = 0, 2,, 14)
IRR	Indirect register pair or indirect working register pair	@RRp or @reg (reg = 0-254, even only, where $p = 0, 2,, 14$)
Х	Indexed addressing mode	#reg[Rn] (reg = 0-255, n = 0-15)
XS	Indexed (short offset) addressing mode	#addr[RRp] (addr = range -128 to +127, where p = 0, 2,, 14)
хI	Indexed (long offset) addressing mode	#addr [RRp] (addr = range 0-8191, where p = 0, 2,, 14)
da	Direct addressing mode	addr (addr = range 0-8191)
ra	Relative addressing mode	addr (addr = number in the range +127 to -128 that is an offset relative to the address of the next instruction)
im	Immediate addressing mode	#data (data = 0-255)



Table 6-5. Opcode Quick Reference

	OPCODE MAP										
				LOW	ER NIBBLE	(HEX)					
	- 0 1 2 3 4 5 6 7										
U	0	DEC R1	DEC IR1	ADD r1,r2	ADD r1,lr2	ADD R2,R1	ADD IR2,R1	ADD R1,IM			
Р	1	RLC R1	RLC IR1	ADC r1,r2	ADC r1,lr2	ADC R2,R1	ADC IR2,R1	ADC R1,IM			
P	2	INC R1	INC IR1	SUB r1,r2	SUB r1,lr2	SUB R2,R1	SUB IR2,R1	SUB R1,IM			
E	3	JP IRR1		SBC r1,r2	SBC r1,lr2	SBC R2,R1	SBC IR2,R1	SBC R1,IM			
R	4			OR r1,r2	OR r1,lr2	OR R2,R1	OR IR2,R1	OR R1,IM			
	5	POP R1	POP IR1	AND r1,r2	AND r1,lr2	AND R2,R1	AND IR2,R1	AND R1,IM			
N	6	COM R1	COM IR1	TCM r1,r2	TCM r1,lr2	TCM R2,R1	TCM IR2,R1	TCM R1,IM			
ı	7	PUSH R2	PUSH IR2	TM r1,r2	TM r1,lr2	TM R2,R1	TM IR2,R1	TM R1,IM			
В	8								LD r1, x, r2		
В	9	RL R1	RL IR1						LD r2, x, r1		
L	Α			CP r1,r2	CP r1,lr2	CP R2,R1	CP IR2,R1	CP R1,IM	LDC r1, Irr2, xL		
E	В	CLR R1	CLR IR1	XOR r1,r2	XOR r1,lr2	XOR R2,R1	XOR IR2,R1	XOR R1,IM	LDC r2, Irr2, xL		
	С	RRC R1	RRC IR1		LDC r1,lrr2				LD r1, lr2		
Н	D	SRA R1	SRA IR1		LDC r2,lrr1			LD IR1,IM	LD Ir1, r2		
E	Е	RR R1	RR IR1	LDCD r1,lrr2	LDCI r1,lrr2	LD R2,R1	LD R2,IR1	LD R1,IM	LDC r1, lrr2, xs		
Х	F					CALL IRR1	LD IR2,R1	CALL DA1	LDC r2, lrr1, xs		



SAM88RCRI INSTRUCTION SET S3C94A5/F94A5

Table 6-5. Opcode Quick Reference (Continued)

	OPCODE MAP												
	LOWER NIBBLE (HEX)												
	-	8	9	А	В	С	D	Е	F				
U	0	LD r1,R2	LD r2,R1		JR cc,RA	LD r1,IM	JP cc,DA	INC r1					
Р	1	\downarrow	\downarrow		\downarrow	\downarrow	\downarrow	\downarrow					
Р	2												
E	3												
R	4												
	5												
N	6								IDLE				
ı	7	\downarrow	\downarrow		\downarrow	\downarrow	\downarrow	\downarrow	STOP				
В	8								DI				
В	9								EI				
L	Α								RET				
Е	В								IRET				
	С								RCF				
н	D	\downarrow	\downarrow		\downarrow	\downarrow	\downarrow	\downarrow	SCF				
Е	E								CCF				
X	F	LD r1,R2	LD r2,R1		JR cc,RA	LD r1,IM	JP cc,DA	INC r1	NOP				

CONDITION CODES

The opcode of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in Table 6-6.

The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.

Table 6-6. Condition Codes

Binary	Mnemonic	Description	Flags Set
0000	F	Always false	-
1000	Т	Always true	_
0111 ⁽¹⁾	С	Carry	C = 1
1111 ⁽¹⁾	NC	No carry	C = 0
0110 ⁽¹⁾	Z	Zero	Z = 1
1110 ⁽¹⁾	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110 ⁽¹⁾	EQ	Equal	Z = 1
1110 ⁽¹⁾	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	(Z OR (S XOR V)) = 0
0010	LE	Less than or equal	(Z OR (S XOR V)) = 1
1111 ⁽¹⁾	UGE	Unsigned greater than or equal	C = 0
0111 ⁽¹⁾	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1

NOTES:

- 1. Indicate condition codes that are related to two different mnemonics but which test the same flag.

 For example, Z and EQ are both true if the zero flag (Z) is set, but after an ADD instruction, Z would probably be used; after a CP instruction, however, EQ would probably be used.
- 2. For operations involving unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.



SAM88RCRI INSTRUCTION SET S3C94A5/F94A5

INSTRUCTION DESCRIPTIONS

This section contains detailed information and programming examples for each instruction in the SAM88RCRI instruction set. Information is arranged in a consistent format for improved readability and for fast referencing. The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Specific flag settings affected by the instruction
- Detailed description of the instruction's format, execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction



ADC — Add With Carry

ADC dst,src

Operation: dst " dst + src + c

The source operand, along with the setting of the carry flag, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed. In multiple precision arithmetic, this instruction permits the carry from the addition of low-order operands to be carried into the addition of high-order operands.

Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

D: Always cleared to "0".

H: Set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src		2	4	12	r	r
				6	13	r	lr
орс	src	dst	3	6	14	R	R
				6	15	R	IR
opc	dst	src	3	6	16	R	IM

Examples: Given: R1 = 10H, R2 = 03H, C flag = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

ADC	R1,R2	\rightarrow	R1 = 14H, R2 = 03H
ADC	R1,@R2	\rightarrow	R1 = 1BH, R2 = 03H
ADC	01H,02H	\rightarrow	Register 01H = 24H, register 02H = 03H
ADC	01H,@02H	\rightarrow	Register 01H = 2BH, register 02H = 03H
ADC	01H,#11H	\rightarrow	Register 01H = 32H

In the first example, destination register R1 contains the value 10H, the carry flag is set to "1", and the source working register R2 contains the value 03H. The statement "ADC R1,R2" adds 03H and the carry flag value ("1") to the destination value 10H, leaving 14H in register R1.

SAM88RCRI INSTRUCTION SET S3C94A5/F94A5

ADD — Add

ADD dst,src

Operation: dst " dst + src

The source operand is added to the destination operand and the sum is stored in the destination.

The contents of the source are unaffected. Two's-complement addition is performed.

Flags: C: Set if there is a carry from the most significant bit of the result; cleared otherwise.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

D: Always cleared to "0".

H: Set if a carry from the low-order nibble occurred.

Format:

		_	Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
opc	dst src		2	4	02	r	r
				6	03	r	lr
opc	src	dst	3	6	04	R	R
				6	05	R	IR
орс	dst	src	3	6	06	R	IM

Examples: Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

ADD	R1,R2	\rightarrow	R1 = 15H, R2 = 03H
ADD	R1,@R2	\rightarrow	R1 = 1CH, R2 = 03H
ADD	01H,02H	\rightarrow	Register 01H = 24H, register 02H = 03H
ADD	01H,@02H	\rightarrow	Register 01H = 2BH, register 02H = 03H
ADD	01H,#25H	\rightarrow	Register 01H = 46H

In the first example, destination working register R1 contains 12H and the source working register R2 contains 03H. The statement "ADD R1,R2" adds 03H to 12H, leaving the value 15H in register R1.



AND — Logical AND

AND dst,src

Operation: dst " dst AND src

The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation results in a "1" bit being stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source

are unaffected.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always cleared to "0".

D: Unaffected.H: Unaffected.

Format:

				Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
opc	dst src			2	4	52	r	r
					6	53	r	lr
	_		•					
opc	src	dst		3	6	54	R	R
					6	55	R	IR
			-					
орс	dst	src		3	6	56	R	IM

Examples: Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

AND	R1,R2	\rightarrow	R1 = 02H, R2 = 03H
AND	R1,@R2	\rightarrow	R1 = 02H, R2 = 03H
AND	01H,02H	\rightarrow	Register 01H = 01H, register 02H = 03H
AND	01H,@02H	\rightarrow	Register 01H = 00H, register 02H = 03H
AND	01H,#25H	\rightarrow	Register 01H = 21H
, 1 D	0111,772011	,	Register en 1 – 2 m

In the first example, destination working register R1 contains the value 12H and the source working register R2 contains 03H. The statement "AND R1,R2" logically ANDs the source operand 03H with the destination operand value 12H, leaving the value 02H in register R1.

CALL — Call Procedure

CALL dst

Operation: SP " SP - 1

@SP " PCL
SP " SP -1
@SP " PCH
PC " dst

The current contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	3	14	F6	DA
орс	dst	2	12	F4	IRR

Examples: Given: R0 = 15H, R1 = 21H, PC = 1A47H, and SP = 0B2H:

CALL 1521H → SP = 0B0H

(Memory locations 00H = 1AH, 01H = 4AH, where 4AH is the address that follows the instruction.)

CALL @RR0 \rightarrow SP = 0B0H (00H = 1AH, 01H = 49H)

In the first example, if the program counter value is 1A47H and the stack pointer contains the value 0B2H, the statement "CALL 1521H" pushes the current PC value onto the top of the stack. The stack pointer now points to memory location 00H. The PC is then loaded with the value 1521H, the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and stack pointer are the same as in the first example, the statement "CALL @RR0" produces the same result except that the 49H is stored in stack location 01H (because the two-byte instruction format was used). The PC is then loaded with the value 1521H, the address of the first instruction in the program sequence to be executed.



CCF — Complement Carry Flag

CCF

Operation: C " NOT C

The carry flag (C) is complemented. If C = "1", the value of the carry flag is changed to logic zero;

if C = "0", the value of the carry flag is changed to logic one.

Flags: C: Complemented.

No other flags are affected.

Format:

	Bytes	S Cycles	Opcode (Hex)
opc	1	4	EF

Example: Given: The carry flag = "0":

CCF

If the carry flag = "0", the CCF instruction complements it in the FLAGS register (0D5H), changing its value from logic zero to logic one.

CLR — Clear

CLR dst

Operation: dst " "0"

The destination location is cleared to "0".

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	В0	R
			4	B1	IR

Examples: Given: Register 00H = 4FH, register 01H = 02H, and register 02H = 5EH:

CLR 00H \rightarrow Register 00H = 00H

CLR @01H \rightarrow Register 01H = 02H, register 02H = 00H

In Register (R) addressing mode, the statement "CLR 00H" clears the destination register 00H value to 00H. In the second example, the statement "CLR @01H" uses Indirect Register (IR) addressing mode to clear the 02H register value to 00H.

${\color{red}\mathsf{COM}}$ — Complement

COM dst

Operation: dst " NOT dst

The contents of the destination location are complemented (one's complement); all "1s" are changed

to "0s", and vice-versa.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always reset to "0".

D: Unaffected.H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	орс	dst	2	4	60	R
•				4	61	IR

Examples: Given: R1 = 07H and register 07H = 0F1H:

COM R1 \rightarrow R1 = 0F8H

COM @R1 \rightarrow R1 = 07H, register 07H = 0EH

In the first example, destination working register R1 contains the value 07H (00000111B). The statement "COM R1" complements all the bits in R1: all logic ones are changed to logic zeros, and vice-versa, leaving the value 0F8H (11111000B).

In the second example, Indirect Register (IR) addressing mode is used to complement the value of destination register 07H (11110001B), leaving the new value 0EH (00001110B).

CP—Compare

CP dst,src

Operation: dst – src

The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.

Flags:

- **C:** Set if a "borrow" occurred (src > dst); cleared otherwise.
- **Z:** Set if the result is "0"; cleared otherwise.
- **S:** Set if the result is negative; cleared otherwise.
- V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.
- **D:** Unaffected.
- H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
opc	dst src		2	4	A2	r	r
				6	А3	r	lr
орс	src	dst	3	6	A4	R	R
				6	A5	R	IR
орс	dst	src	3	6	A6	R	IM

Examples:

1. Given: R1 = 02H and R2 = 03H:

CP R1,R2 \rightarrow Set the C and S flags

Destination working register R1 contains the value 02H and source register R2 contains the value 03H. The statement "CP R1,R2" subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a "borrow" occurs and the difference is negative, C and S are "1".

2. Given: R1 = 05H and R2 = 0AH:

In this example, destination working register R1 contains the value 05H which is less than the contents of the source working register R2 (0AH). The statement "CP R1,R2" generates C = "1" and the JP instruction does not jump to the SKIP location. After the statement "LD R3,R1" executes, the value 06H remains in working register R3.



DEC — Decrement

DEC dst

Operation: dst " dst - 1

The contents of the destination operand are decremented by one.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, dst value is -128(80H) and result value is

+127(7FH); cleared otherwise.

D: Unaffected.H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	00	R
			4	01	IR

Examples: Given: R1 = 03H and register 03H = 10H:

DEC R1 \rightarrow R1 = 02H

DEC @R1 \rightarrow Register 03H = 0FH

In the first example, if working register R1 contains the value 03H, the statement "DEC R1" decrements the hexadecimal value by one, leaving the value 02H. In the second example, the statement "DEC @R1" decrements the value 10H contained in the destination register 03H by one, leaving the value 0FH.

${\bf DI}$ — Disable Interrupts

DI

Operation: SYM (2) " 0

Bit zero of the system mode register, SYM.2, is cleared to "0", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU

will not service them while interrupt processing is disabled.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	8F

Example: Given: SYM = 04H:

DI

If the value of the SYM register is 04H, the statement "DI" leaves the new value 00H in the register and clears SYM.2 to "0", disabling interrupt processing.

EI — Enable Interrupts

ΕI

Operation: SYM (2) " 1

An EI instruction sets bit 2 of the system mode register, SYM.2 to "1". This allows interrupts to be serviced as they occur. If an interrupt's pending bit was set while interrupt processing was disabled

(by executing a DI instruction), it will be serviced when you execute the EI instruction.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4	9F

Example: Given: SYM = 00H:

ΕI

If the SYM register contains the value 00H, that is, if interrupts are currently disabled, the statement "EI" sets the SYM register to 04H, enabling all interrupts (SYM.2 is the enable bit for global interrupt processing).

SAM88RCRI INSTRUCTION SET S3C94A5/F94A5

IDLE — Idle Operation

IDLE

Operation:

The IDLE instruction stops the CPU clock while allowing system clock oscillation to continue. Idle

mode can be released by an interrupt request (IRQ) or an external reset operation.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode	Addr Mode	
			(Hex)	<u>dst</u>	src
орс	1	4	6F	_	_

Example: The instruction

IDLE

stops the CPU clock but not the system clock.



INC — Increment

INC dst

Operation: dst " dst + 1

The contents of the destination operand are incremented by one.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred, that is dst value is +127(7FH) and result is -128(80H);

cleared otherwise.

D: Unaffected.H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
dst opc		1	4	rE	r
	-			r = 0 to F	
opc	dst	2	4	20	R
			4	21	IR

Examples: Given: R0 = 1BH, register 00H = 0CH, and register 1BH = 0FH:

 $\begin{array}{cccc} \text{INC} & \text{R0} & \rightarrow & \text{R0} = \text{1CH} \\ \text{INC} & \text{00H} & \rightarrow & \text{Register 00H} = \text{0DH} \\ \text{INC} & @\text{R0} & \rightarrow & \text{R0} = \text{1BH, register 01H} = \text{10H} \\ \end{array}$

In the first example, if destination working register R0 contains the value 1BH, the statement "INC R0" leaves the value 1CH in that same register.

The next example shows the effect an INC instruction has on register 00H, assuming that it contains the value 0CH.

In the third example, INC is used in Indirect Register (IR) addressing mode to increment the value of register 1BH from 0FH to 10H.

SAM88RCRI INSTRUCTION SET S3C94A5/F94A5

IRET — Interrupt Return

IRET IRET

Operation: FLAGS " @SP

SP " SP + 1 PC " @SP SP " SP + 2 SYM(2) " 1

This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts.

Flags: All flags are restored to their original settings (that is, the settings before the interrupt occurred).

Format:

_	IRET (Normal)	Bytes	Cycles	Opcode (Hex)
	opc	1	6	BF



JP — Jump

JP cc,dst (Conditional)

JP dst (Unconditional)

Operation: If cc is true, PC " dst

The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true; otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags: No flags are affected.

Format: (1)

(2)		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
cc opc	dst	3	8 (3)	ccD	DA
		•		cc = 0 to F	
opc	dst	2	8	30	IRR

NOTES:

- 1. The 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump.
- 2. In the first byte of the three-byte instruction format (conditional jump), the condition code and the opcode are both four bits.

Examples: Given: The carry flag (C) = "1", register 00 = 01H, and register 01 = 20H:

JP C,LABEL_W
$$\rightarrow$$
 LABEL_W = 1000H, PC = 1000H JP \oplus Q00H \rightarrow PC = 0120H

The first example shows a conditional JP. Assuming that the carry flag is set to "1", the statement "JP C,LABEL_W" replaces the contents of the PC with the value 1000H and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The statement "JP @00" replaces the contents of the PC with the contents of the register pair 00H and 01H, leaving the value 0120H.

JR — Jump Relative

JR cc,dst

Operation: If cc is true, PC " PC + dst

If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter; otherwise, the instruction following the JR instruction is executed (See list of condition codes).

The range of the relative address is +127, -128, and the original value of the program counter is taken to be the address of the first instruction byte following the JR statement.

Flags: No flags are affected.

Format:

(1)		_	Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
cc opc	dst		2	6 (2)	ссВ	RA
		_			cc = 0 to F	

NOTE: In the first byte of the two-byte instruction format, the condition code and the opcode are each four

Example: Given: The carry flag = "1" and LABEL_X = 1FF7H:

JR C,LABEL X
$$\rightarrow$$
 PC = 1FF7H

If the carry flag is set (that is, if the condition code is true), the statement "JR C,LABEL_X" will pass control to the statement whose address is now in the PC. Otherwise, the program instruction following the JR would be executed.



LD-Load

LD dst,src

Operation: dst " src

The contents of the source are loaded into the destination. The source's contents are unaffected.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
dst opc	src		2	4	rC	r	IM
	l	ı		4	r8	r	R
		<u>.</u>					
src opc	dst		2	4	r9	R	r
					r = 0 to F		
	T	1	_				
opc	dst src		2	4	C7	r	lr
				4	D7	lr	r
			I				
opc	src	dst	3	6	E4	R	R
				6	E5	R	IR
			I				
opc	dst	src	3	6	E6	R	IM
				6	D6	IR	IM
орс	src	dst	3	6	F5	IR	R
			•				
орс	dst src	Х	3	6	87	r	x [r]
	1		ı				
орс	src dst	X	3	6	97	x [r]	r

SAM88RCRI INSTRUCTION SET S3C94A5/F94A5

LD-Load

LD (Continued)

Examples: Given: R0 = 01H, R1 = 0AH, register 00H = 01H, register 01H = 20H,

register 02H = 02H, LOOP = 30H, and register 3AH = 0FFH:

LD	R0,#10H \rightarrow	R0 = 10H
LD	R0,01H \rightarrow	R0 = 20H, register 01H = 20H
LD	01H,R0 \rightarrow	Register 01H = 01H, R0 = 01H
LD	R1,@R0 \rightarrow	R1 = 20H, R0 = 01H
LD	@R0,R1 \rightarrow	R0 = 01H, R1 = 0AH, register 01H = 0AH
LD	00H,01H \rightarrow	Register 00H = 20H, register 01H = 20H
LD	$02H,@00H \rightarrow$	Register 02H = 20H, register 00H = 01H
LD	00H,#0AH \rightarrow	Register 00H = 0AH
LD	$@00H,#10H \rightarrow$	Register 00H = 01H, register 01H = 10H
LD	$@00H,02H \rightarrow$	Register 00H = 01H, register 01H = 02, register 02H = 02H
LD	$R0,\#LOOP[R1] \rightarrow$	R0 = 0FFH, $R1 = 0AH$
LD	#LOOP[R0],R1→	Register 31H = 0AH, R0 = 01H, R1 = 0AH

LDC/LDE — Load Memory

LDC/LDE dst,src

Operation: dst " src

This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes 'Irr' or 'rr' values an even number for program memory and an odd number for data

memory.

Flags: No flags are affected.

Format:

					Bytes	Cycles	Opcode	Addr	Mode
			i				(Hex)	<u>dst</u>	<u>src</u>
1.	орс	dst src			2	10	C3	r	Irr
2.	орс	src dst			2	10	D3	Irr	r
3.	орс	dst src	XS]	3	12	E7	r	XS [rr]
4.	орс	src dst	XS]	3	12	F7	XS [rr]	r
5.	орс	dst src	XLL	XL _H	4	14	A7	r	XL [rr]
				_	•				
6.	opc	src dst	XL_L	XLH	4	14	В7	XL [rr]	r
					_				
7.	орс	dst 0000	DA_L	DA _H	4	14	A7	r	DA
8.	орс	src 0000	DA _L	DA _H	4	14	В7	DA	r
					-				
9.	орс	dst 0001	DA _L	DA _H	4	14	A7	r	DA
					•				
10.	орс	src 0001	DAL	DA _H	4	14	В7	DA	r
					≣'				

NOTES:

- 1. The source (src) or working register pair [rr] for formats 5 and 6 cannot use register pair 0-1.
- 2. For formats 3 and 4, the destination address 'XS [rr]' and the source address 'XS [rr]' are each one byte.
- 3. For formats 5 and 6, the destination address 'XL [rr] and the source address 'XL [rr]' are each two bytes.
- 4. The DA and r source values for formats 7 and 8 are used to address program memory; the second set of values, used
- in formats 9 and 10, are used to address data memory.



LDC/LDE — Load Memory

LDC/LDE (Continued)

Examples: Given: R0 = 11H, R1 = 34H, R2 = 01H, R3 = 04H, R4 = 00H, R5 = 60H; Program memory locations

0061 = AAH, 0103H = 4FH, 0104H = 1A, 0105H = 6DH, and 1104H = 88H. External data memory

locations 0061H = BBH, 0103H = 5FH, 0104H = 2AH, 0105H = 7DH, and

1104H = 98H:

LDC	R0,@RR2	; R0 " contents of program memory location 0104H ; R0 = 1AH, R2 = 01H, R3 = 04H
LDE	R0,@RR2	; R0 " contents of external data memory location 0104H ; R0 = 2AH, R2 = 01H, R3 = 04H
LDC *	@RR2,R0	; 11H (contents of R0) is loaded into program memory ; location 0104H (RR2), ; working registers R0, R2, R3 Æ no change
LDE	@RR2,R0	; 11H (contents of R0) is loaded into external data memory ; location 0104H (RR2), ; working registers R0, R2, R3 Æ no change
LDC	R0,#01H[RR4]	; R0 " contents of program memory location 0061H ; (01H + RR4),
LDE	R0,#01H[RR4]	; R0 = AAH, R2 = 00H, R3 = 60H ; R0 " contents of external data memory location 0061H ; (01H + RR4), R0 = BBH, R4 = 00H, R5 = 60H
LDC (note)	#01H[RR4],R0	; 11H (contents of R0) is loaded into program memory ; location 0061H (01H + 0060H)
LDE	#01H[RR4],R0	; 11H (contents of R0) is loaded into external data memory ; location 0061H (01H + 0060H)
LDC	R0,#1000H[RR2]	; R0 " contents of program memory location 1104H ; (1000H + 0104H), R0 = 88H, R2 = 01H, R3 = 04H
LDE	R0,#1000H[RR2]	; R0 " contents of external data memory location 1104H ; (1000H + 0104H), R0 = 98H, R2 = 01H, R3 = 04H
LDC	R0,1104H	; R0 " contents of program memory location 1104H, : R0 = 88H
LDE	R0,1104H	; R0 " contents of external data memory location 1104H, R0 = 98H
LDC (note)	1105H,R0	; 11H (contents of R0) is loaded into program memory ; location 1105H, (1105H) " 11H
LDE	1105H,R0	; 11H (contents of R0) is loaded into external data memory ; location 1105H, (1105H) " 11H

NOTE: These instructions are not supported by masked ROM type devices.



LDCD/LDED — Load Memory and Decrement

LDCD/LDED dst,src

Operation: dst " src

rr " rr - 1

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD references program memory and LDED references external data memory. The assembler makes 'Irr' an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles Opcode		Addr	Mode
				(Hex)	<u>dst</u>	src
орс	dst src	2	10	E2	r	Irr

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory location 1033H = 0CDH, and

external data memory location 1033H = 0DDH:

LDCD R8,@RR6 ; 0CDH (contents of program memory location 1033H) is

loaded into R8 and RR6 is decremented by one

; R8 = 0CDH, R6 = 10H, R7 = 32H (RR6 \leftarrow RR6 - 1)

LDED R8,@RR6 ; 0DDH (contents of data memory location 1033H) is

loaded into R8 and RR6 is decremented by one

; $(RR6 \leftarrow RR6 - 1) R8 = 0DDH, R6 = 10H, R7 = 32H$



LDCI/LDEI — Load Memory and Increment

LDCI/LDEI dst,src

Operation: dst " src

rr " rr + 1

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.

LDCI refers to program memory and LDEI refers to external data memory. The assembler makes 'Irr' even for program memory and odd for data memory.

Flags: No flags are affected.

Format:

		Bytes	Bytes Cycles Opcode		Addr	Mode
				(Hex)	<u>dst</u>	src
орс	dst src	2	10	E3	r	Irr

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory locations 1033H = 0CDH and 1034H = 0C5H; external data memory locations 1033H = 0DDH and 1034H = 0D5H:

LDCI R8,@RR6 ; 0CDH (contents of program memory location 1033H) is

loaded into R8 and RR6 is incremented by one

; (RR6 " RR6 + 1) R8 = 0CDH, R6 = 10H, R7 = 34HLDEI R8,@RR6 ; 0DDH (contents of data memory location 1033H) is

loaded into R8 and RR6 is incremented by one

(RR6 " RR6 + 1) R8 = 0DDH, R6 = 10H, R7 = 34H



NOP — No Operation

NOP

Operation: No action is performed when the CPU executes this instruction. Typically, one or more NOPs are

executed in sequence in order to effect a timing delay of variable duration.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
орс	1	4	FF

Example: When the instruction

NOP

is encountered in a program, no operation occurs. Instead, there is a delay in instruction execution time.

OR — Logical OR

OR dst,src

dst " dst OR src Operation:

> The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a "1"; otherwise a "0" is stored.

C: Unaffected. Flags:

> Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always cleared to "0".

D: Unaffected.

Unaffected. H:

Format:

				Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src			2	4	42	r	r
					6	43	r	lr
·			•					
орс	src	dst		3	6	44	R	R
					6	45	R	IR
			-					
орс	dst	src		3	6	46	R	IM

Examples:

Given: R0 = 15H, R1 = 2AH, R2 = 01H, register 00H = 08H, register 01H = 37H, and register 08H = 8AH:

OR	R0,R1	\rightarrow	R0 = 3FH, R1 = 2AH
OR	R0,@R2	\rightarrow	R0 = 37H, R2 = 01H, register 01H = 37H
OR	00H,01H	\rightarrow	Register 00H = 3FH, register 01H = 37H
OR	01H,@00H	\rightarrow	Register 00H = 08H, register 01H = 0BFH
OR	00H,#02H	\rightarrow	Register 00H = 0AH

In the first example, if working register R0 contains the value 15H and register R1 the value 2AH, the statement "OR R0,R1" logical-ORs the R0 and R1 register contents and stores the result (3FH) in destination register R0.

The other examples show the use of the logical OR instruction with the various addressing modes and formats.



POP — Pop From Stack

POP dst

Operation: dst " @SP

SP " SP + 1

The contents of the location addressed by the stack pointer are loaded into the destination. The stack pointer is then incremented by one.

Flags: No flags affected.

Format:

		Byte	es Cycle	es Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	8	50	R
			8	51	IR

Examples: Given: Register 00H = 01H, register 01H = 1BH, SP (0D9H) = 0BBH, and stack register 0BBH = 55H:

POP 00H \rightarrow Register 00H = 55H, SP = 0BCH POP @00H \rightarrow Register 00H = 01H, register 01H = 55H, SP = 0BCH

In the first example, general register 00H contains the value 01H. The statement "POP 00H" loads the contents of location 0BBH (55H) into destination register 00H and then increments the stack pointer by one. Register 00H then contains the value 55H and the SP points to location 0BCH.

PUSH — Push To Stack

PUSH src

Operation: SP " SP - 1

@SP " src

A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
opc	src	2	8	70	R
		•	8	71	IR

Examples: Given: Register 40H = 4FH, register 4FH = 0AAH, SP = 0C0H:

PUSH 40H \rightarrow Register 40H = 4FH, stack register 0BFH = 4FH, SP = 0BFH
PUSH @40H \rightarrow Register 40H = 4FH, register 4FH = 0AAH, stack register 0BFH = 0AAH, SP = 0BFH

In the first example, if the stack pointer contains the value 0C0H, and general register 40H the value 4FH, the statement "PUSH 40H" decrements the stack pointer from 0C0 to 0BFH. It then loads the contents of register 40H into location 0BFH. Register 0BFH then contains the value 4FH and SP points to location 0BFH.



RCF — Reset Carry Flag

RCF RCF

Operation: C " 0

The carry flag is cleared to logic zero, regardless of its previous value.

Flags: C: Cleared to "0".

No other flags are affected.

Format:

Bytes Cycles Opcode (Hex)

opc 1 4 CF

Example: Given: C = "1" or "0":

The instruction RCF clears the carry flag (C) to logic zero.

RET—Return

RET

Operation: PC " @SP

SP " SP + 2

The RET instruction is normally used to return to the previously executing procedure at the end of a procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement that is executed is the one that is addressed by the new program counter value.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	8	AF

Example: Given: SP = 0BCH, (SP) = 101AH, and PC = 1234:

RET \rightarrow PC = 101AH, SP = 0BEH

The statement "RET" pops the contents of stack pointer location 0BCH (10H) into the high byte of the program counter. The stack pointer then pops the value in location 0BDH (1AH) into the PC's low byte and the instruction at location 101AH is executed. The stack pointer now points to memory location 0BEH.

RL — Rotate Left


RL dst

Operation: C " dst (7)

dst (0) " dst (7)

dst (n + 1) " dst (n), n = 0-6

The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag.



Flags: C: Set if the bit rotated from the most significant bit position (bit 7) was "1".

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

		Byte	s Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	90	R
			4	91	IR

Examples: Given: Register 00H = 0AAH, register 01H = 02H and register 02H = 17H:

RL 00H \rightarrow Register 00H = 55H, C = "1"

RL @01H \rightarrow Register 01H = 02H, register 02H = 2EH, C = "0"

In the first example, if general register 00H contains the value 0AAH (10101010B), the statement "RL 00H" rotates the 0AAH value left one bit position, leaving the new value 55H (01010101B) and setting the carry and overflow flags.

RLC — Rotate Left Through Carry


RLC dst

Operation: dst (0) " C

C " dst (7)

dst (n + 1) " dst (n), n = 0-6

The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C); the initial value of the carry flag replaces bit zero.



Flags: C: Set if the bit rotated from the most significant bit position (bit 7) was "1".

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

		В	ytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst		2	4	10	R
				4	11	IR

Examples: Given: Register 00H = 0AAH, register 01H = 02H, and register 02H = 17H, C = "0":

RLC 00H \rightarrow Register 00H = 54H, C = "1"

RLC @01H \rightarrow Register 01H = 02H, register 02H = 2EH, C = "0"

In the first example, if general register 00H has the value 0AAH (10101010B), the statement "RLC 00H" rotates 0AAH one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit zero of register 00H, leaving the value 55H (01010101B). The MSB of register 00H resets the carry flag to "1" and sets the overflow flag.



RR — Rotate Right


RR dst

Operation: C " dst (0)

dst (7) " dst (0)

dst(n) " dst(n + 1), n = 0-6

The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).



Flags: C: Set if the bit rotated from the least significant bit position (bit zero) was "1".

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

D: Unaffected.H: Unaffected.

Format:

		Byte	es Cycle	es Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	E0	R
			4	E1	IR

Examples: Given: Register 00H = 31H, register 01H = 02H, and register 02H = 17H:

RR 00H \rightarrow Register 00H = 98H, C = "1"

RR @01H \rightarrow Register 01H = 02H, register 02H = 8BH, C = "1"

In the first example, if general register 00H contains the value 31H (00110001B), the statement "RR 00H" rotates this value one bit position to the right. The initial value of bit zero is moved to bit 7, leaving the new value 98H (10011000B) in the destination register. The initial bit zero also resets the C flag to "1" and the sign flag and overflow flag are also set to "1".

RRC — Rotate Right Through Carry


RRC dst

Operation: dst (7) " C

C " dst (0)

dst(n) " dst(n + 1), n = 0-6

The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag; the initial value of the carry flag replaces bit 7 (MSB).



Flags: C: Set if the bit rotated from the least significant bit position (bit zero) was "1".

Z: Set if the result is "0" cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if the sign of the destination changed during rotation; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	2	4	C0	R
			4	C1	IR

Examples: Given: Register 00H = 55H, register 01H = 02H, register 02H = 17H, and C = "0":

RRC 00H \rightarrow Register 00H = 2AH, C = "1"

RRC @01H \rightarrow Register 01H = 02H, register 02H = 0BH, C = "1"

In the first example, if general register 00H contains the value 55H (01010101B), the statement "RRC 00H" rotates this value one bit position to the right. The initial value of bit zero ("1") replaces the carry flag and the initial value of the C flag ("1") replaces bit 7. This leaves the new value 2AH (00101010B) in destination register 00H. The sign flag and overflow flag are both cleared to "0".

SBC — Subtract With Carry

SBC dst,src

Operation: dst " dst - src - c

The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.

Flags: C: Set if a borrow occurred (src > dst); cleared otherwise.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign if the result is the same as the sign of the source; cleared otherwise.

D: Always set to "1".

H: Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise, indicating a "borrow".

Format:

				Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
opc	dst src			2	4	32	r	r
					6	33	r	lr
	•		1					
opc	src	dst		3	6	34	R	R
					6	35	R	IR
			-					
орс	dst	src		3	6	36	R	IM

Examples: Given: R1 = 10H, R2 = 03H, C = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

SBC	R1,R2	\rightarrow	R1 = 0CH, R2 = 03H
SBC	R1,@R2	\rightarrow	R1 = 05H, R2 = 03H, register 03H = 0AH
SBC	01H,02H	\rightarrow	Register 01H = 1CH, register 02H = 03H
SBC	01H,@02H	\rightarrow	Register 01H = 15H,register 02H = 03H, register 03H = 0AH
SBC	01H.#8AH	\rightarrow	Register 01H = 95H: C. S. and V = "1"

In the first example, if working register R1 contains the value 10H and register R2 the value 03H, the statement "SBC R1,R2" subtracts the source value (03H) and the C flag value ("1") from the destination (10H) and then stores the result (0CH) in register R1.

SAM88RCRI INSTRUCTION SET S3C94A5/F94A5

$\mathsf{SCF} - \mathsf{Set} \, \mathsf{Carry} \, \mathsf{Flag}$

SCF

Operation: C 1

The carry flag (C) is set to logic one, regardless of its previous value.

Flags: C: Set to "1".

No other flags are affected.

Format:

opc Bytes Cycles Opcode (Hex)

1 4 DF

Example: The statement

SCF

sets the carry flag to logic one.

SRA — Shift Right Arithmetic


SRA dst

Operation: dst (7) " dst (7)

C " dst (0)

dst(n) " dst(n + 1), n = 0-6

An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into bit position 6.



Flags: C: Set if the bit shifted from the LSB position (bit zero) was "1".

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Always cleared to "0".

D: Unaffected.

H: Unaffected.

Format:

		Ву	tes Cy	cles	Opcode (Hex)	Addr Mode <u>dst</u>
орс	dst	:	2	4	D0	R
•				4	D1	IR

Examples: Given: Register 00H = 9AH, register 02H = 03H, register 03H = 0BCH, and C = "1":

SRA 00H \rightarrow Register 00H = 0CD, C = "0"

SRA @02H \rightarrow Register 02H = 03H, register 03H = 0DEH, C = "0"

In the first example, if general register 00H contains the value 9AH (10011010B), the statement "SRA 00H" shifts the bit values in register 00H right one bit position. Bit zero ("0") clears the C flag and bit 7 ("1") is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0CDH (11001101B) in destination register 00H.

STOP — Stop Operation

STOP

Operation:

The STOP instruction stops both the CPU clock and system clock and causes the microcontroller to enter Stop mode. During Stop mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop mode can be released by an external reset operation or External interrupt input. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode	Addr Mode	
			(Hex)	<u>dst</u>	src
орс	1	4	7F	_	_

Example: The statement

STOP

halts all microcontroller operations.

SUB — Subtract

SUB dst,src

Operation: dst " dst - src

The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags: C: Set if a "borrow" occurred; cleared otherwise.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.

D: Always set to "1".

H: Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow".

Format:

				Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
opc	dst src			2	4	22	r	r
					6	23	r	lr
opc	src	dst		3	6	24	R	R
			•		6	25	R	IR
opc	dst	src		3	6	26	R	IM

Examples: Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

SUB	R1,R2	\rightarrow	R1 = 0FH, R2 = 03H
SUB	R1,@R2	\rightarrow	R1 = 08H, R2 = 03H
SUB	01H,02H	\rightarrow	Register 01H = 1EH, register 02H = 03H
SUB	01H,@02H	\rightarrow	Register 01H = 17H, register 02H = 03H
SUB	01H,#90H	\rightarrow	Register 01H = 91H; C, S, and V = "1"
SUB	01H,#65H	\rightarrow	Register 01H = 0BCH; C and S = "1", V = "0"

In the first example, if working register R1 contains the value 12H and if register R2 contains the value 03H, the statement "SUB R1,R2" subtracts the source value (03H) from the destination value (12H) and stores the result (0FH) in destination register R1.

TCM — Test Complement Under Mask

TCM dst,src

Operation: (NOT dst) AND src

This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always cleared to "0".

D: Unaffected.H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src		2	4	62	r	r
				6	63	r	lr
opc	src	dst	3	6	64	R	R
				6	65	R	IR
орс	dst	src	3	6	66	R	IM

Examples:

Given: R0 = 0C7H, R1 = 02H, R2 = 12H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

TCM	R0,R1	\rightarrow	R0 = 0C7H, R1 = 02H, Z = "1"
TCM	R0,@R1	\rightarrow	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
TCM	00H,01H	\rightarrow	Register 00H = 2BH, register 01H = 02H, Z = "1"
TCM	00H,@01H	\rightarrow	Register 00H = 2BH, register 01H = 02H,
			register 02H = 23H, Z = "1"
TCM	00H,#34	\rightarrow	Register 00H = 2BH, Z = "0"

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02H (00000010B), the statement "TCM R0,R1" tests bit one in the destination register for a "1" value. Because the mask value corresponds to the test bit, the Z flag is set to logic one and can be tested to determine the result of the TCM operation.



TM — Test Under Mask

TM dst,src

Operation: dst AND src

This instruction tests selected bits in the destination operand for a logic zero value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero (Z) flag can then be checked to determine the result. The destination and source operands are unaffected.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always reset to "0".

D: Unaffected.H: Unaffected.

Format:

		_	Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
opc	dst src		2	4	72	r	r
				6	73	r	lr
opc	src	dst	3	6	74	R	R
				6	75	R	IR
opc	dst	src	3	6	76	R	IM

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

TM	R0,R1	\rightarrow	R0 = 0C7H, R1 = 02H, Z = "0"
TM	R0,@R1	\rightarrow	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
TM	00H,01H	\rightarrow	Register 00H = 2BH, register 01H = 02H, Z = "0"
TM	00H,@01H	\rightarrow	Register 00H = 2BH, register 01H = 02H,
			register 02H = 23H, Z = "0"
TM	00H,#54H	\rightarrow	Register 00H = 2BH, Z = "1"

In the first example, if working register R0 contains the value 0C7H (11000111B) and register R1 the value 02H (00000010B), the statement "TM R0,R1" tests bit one in the destination register for a "0" value. Because the mask value does not match the test bit, the Z flag is cleared to logic zero and can be tested to determine the result of the TM operation.

XOR — Logical Exclusive OR

XOR dst,src

Operation: dst " dst XOR src

The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different; otherwise, a "0" bit is stored.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always reset to "0".

D: Unaffected.H: Unaffected.

Format:

				Bytes	Cycles	Opcode (Hex)	Addr <u>dst</u>	Mode <u>src</u>
орс	dst src			2	4	B2	r	r
					6	В3	r	lr
	1		ı					
орс	src	dst		3	6	B4	R	R
					6	B5	R	IR
_			•					
орс	dst	src		3	6	В6	R	IM

Examples:

Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

XOR	R0,R1	\rightarrow	R0 = 0C5H, R1 = 02H
XOR	R0,@R1	\rightarrow	R0 = 0E4H, R1 = 02H, register 02H = 23H
XOR	00H,01H	\rightarrow	Register 00H = 29H, register 01H = 02H
XOR	00H,@01H	\rightarrow	Register $00H = 08H$, register $01H = 02H$,
			register 02H = 23H
XOR	00H,#54H	\rightarrow	Register 00H = 7FH

In the first example, if working register R0 contains the value 0C7H and if register R1 contains the value 02H, the statement "XOR R0,R1" logically exclusive-ORs the R1 value with the R0 value and stores the result (0C5H) in the destination register R0.



S3C94A5/F94A5 CLOCK CIRCUITS

7

CLOCK CIRCUITS

OVERVIEW

The S3C94A5/F94A5 has the oscillator circuit for system clock. There are three methods being oscillation. First, A method that a crystal, ceramic, or resistor is connected between X_{IN} and X_{OUT} . Second, the name is external RC oscillator; A resistor is connected between X_{IN} and V_{DD} . Third, the name is internal RC oscillator; X_{IN} and X_{OUT} have to be disconnected.

SYSTEM CLOCK CIRCUIT

The system clock circuit has the following components:

- Crystal, ceramic resonator, RC oscillation source (main clock only), or an external clock
- Internal or external RC oscillation source
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (fxx divided by 1, 2, 8, or 16)
- Clock circuit control register, CLKCON
- STOP control register, STPCON

CPU CLOCK NOTATION

In this document, the following notation is used for descriptions of the CPU clock;

fx: main clock

fxt: sub clock (the fxt is not implemented in the S3C94A5/F94A5)

fxx: selected system clock

CLOCK CIRCUITS S3C94A5/F94A5

MAIN OSCILLATOR CIRCUITS




Figure 7-1. Crystal/Ceramic Oscillator(fx)




Figure 7-4. External RC Oscillator(fx)




Figure 7-2. External Oscillator(fx)




Figure 7-5. Internal RC Oscillator(fx)




Figure 7-3. RC Oscillator(fx)



S3C94A5/F94A5 CLOCK CIRCUITS

CLOCK STATUS DURING POWER-DOWN MODES

The two power-down modes, Stop mode and Idle mode, affect the system clock as follows:

 In Stop mode, the main oscillator is halted. Stop mode is released, and the oscillator started, by a reset operation or an external interrupt. (with RC delay noise filter)

 In Idle mode, the internal clock signal is gated away from the CPU, but continues to be supplied to the interrupt structure, timer counters and watch timer. Idle mode is released by a reset or by an external or internal interrupts.




Figure 7-6. System Clock Circuit Diagram

CLOCK CIRCUITS S3C94A5/F94A5

SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register, CLKCON, is located in address D4H. It is read/write addressable and has the following functions:

- Oscillator IRQ wake-up function enable/disable
- Oscillator frequency divide-by value

CLKCON register settings control whether or not an external interrupt can be used to trigger a Stop mode release (This is called the "IRQ wake-up" function). The IRQ "wake-up" enable bit is CLKCON.7.

After a reset, the external interrupt oscillator wake-up function is enabled, the main oscillator is activated, and the fx/16 (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to fx, fx/2, or fx/8 by setting the CLKCON.




Figure 7-7. System Clock Control Register (CLKCON)

S3C94A5/F94A5 CLOCK CIRCUITS

STOP CONTROL REGISTER (STPCON)

The STOP control register, STPCON, is located in address E0H. It is read/write addressable and has the following functions:

Enable/Disable STOP instruction

After a reset, the STOP instruction is disabled, because the value of STPCON is "other values". If necessary, you can use the STOP instruction by setting the value of STPCON to "10100101B".




Figure 7-8. STOP Control Register (STPCON)

PROGRAMMING TIP — How to Use Stop Instruction

This example shows how to go STOP mode when a main clock is selected as the system clock.

LD STPCON,#10100101B ; Enable STOP instruction STOP ; Enter STOP mode

NOP NOP

NOP ; Release STOP mode LD STPCON,#0000000B ; Disable STOP instruction



S3C94A5/F94A5 RESET and POWER-DOWN

8

RESET and POWER-DOWN

SYSTEM RESET

OVERVIEW

During a power-on reset, the voltage at V_{DD} goes to High level and the nRESET pin is forced to Low level. The nRESET signal is input through a schmitt trigger circuit where it is then synchronized with the CPU clock. This procedure brings S3C94A5/F94A5 into a known operating status.

To allow time for internal CPU clock oscillation to stabilize, the nRESET pin must be held to Low level for a minimum time interval after the power supply comes within tolerance. The minimum required oscillation stabilization time for a reset operation is 1 millisecond.

Whenever a reset occurs during normal operation (that is, when both V_{DD} and nRESET are High level), the nRESET pin is forced Low and the reset operation starts. All system and peripheral control registers are then reset to their default hardware values (see Table 8-1).

In summary, the following sequence of events occurs during a reset operation:

- All interrupts are disabled.
- The watchdog function (basic timer) is enabled.
- Port1–5 are set to input mode and all pull-up resistors are disabled for the I/O port pin circuits.
- Peripheral control and data registers are disabled and reset to their default hardware values.
- The program counter (PC) is loaded with the program reset address in the ROM, 0100H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in ROM location 0100H (and 0101H) is fetched and executed.

NOTE

To program the duration of the oscillation stabilization interval, you make the appropriate settings to the basic timer control register, BTCON, before entering Stop mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing '1010B' to the upper nibble of BTCON.

RESET and POWER-DOWN S3C94A5/F94A5

POWER-DOWN MODES

STOP MODE

Stop mode is invoked by the instruction STOP. In Stop mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the supply current is reduced to less than 2µA. All system functions stop when the clock "freezes", but data stored in the internal register file is retained. Stop mode can be released in one of two ways: by a reset or by external interrupts.

Example: LD STPCON,#10100101B

STOP NOP

NOP NOP

LD STPCON,#00000000B

NOTES

- Do not use stop mode if you are using an external clock source because X_{IN} input must be restricted internally to V_{SS} to reduce current leakage.
- 2. In application programs, a STOP instruction must be immediately followed by at least three NOP instructions. This ensures an adequate time interval for the clock to stabilize before the next instruction is executed. If three or more NOP instructions are not used after STOP instruction, leakage current could be flown because of the floating state in the internal bus.
- 3. To enable/disable STOP instruction, the STPCON register should be written with 10100101B/other values before/after stop instruction.

Using nRESET to Release Stop Mode

Stop mode is released when the nRESET signal goes active (Low level): all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. When the programmed oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in ROM location 0100H.

Using an External Interrupt to Release Stop Mode

External interrupts can be used to release stop mode. For the S3C94A5 microcontroller, we recommend using the INT interrupt, P1, P3, P4.7, and P5.0.



S3C94A5/F94A5 RESET and POWER-DOWN

IDLE MODE

Idle mode is invoked by the instruction IDLE (opcode 6FH). In Idle mode, CPU operations are halted while some peripherals remain active. During Idle mode, the internal clock signal is gated away from the CPU and from all but the following peripherals, which remain active:

- Interrupt logic
- Basic timer
- Timers
- Watch timer

I/O port pins retain the mode (input or output) they had at the time Idle mode was entered.

Idle Mode Release

You can release Idle mode in one of two ways:

- 1. Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects the *slowest clock (1/16)* because of the hardware reset value for the CLKCON register. If interrupts are masked, a reset is the only way to release idle mode.
- 2. Activate any enabled interrupt causing idle mode to be released. When you use an interrupt to release Idle mode, the 2-bit CLKCON.4/CLKCON.3 value remains unchanged, and the *currently selected clock* value is used. The interrupt is then serviced. When the return-from-interrupt condition (IRET) occurs, the instruction immediately following the one which initiated Idle mode is executed.

RESET and POWER-DOWN S3C94A5/F94A5

HARDWARE RESET VALUES

Table 8-1 list the values for CPU and system registers, peripheral control registers, and peripheral data registers following a RESET operation in normal operating mode. The following notation is used in these table to represent specific RESET values:

- A "1" or a "0" shows the RESET bit value as logic one or logic zero, respectively.
- An 'x' means that the bit value is undefined following RESET.
- A dash ('-') means that the bit is either not used or not mapped.

Table 8-1. Register Values after RESET

Register Name	Mnemonic	Add	ress	Bit Values after RESET							
		Dec	Hex	7	6	5	4	3	2	1	0
Locations B0H — B3H are not mapped											
Timer 0 control register	T0CON	196	В4Н	0	0	0	0	0	0	0	0
Timer 0 data register (high byte)	T0DATAH	197	В5Н	1	1	1	1	1	1	1	1
Timer 0 data register (low byte)	T0DATAL	198	В6Н	1	1	1	1	1	1	1	1
Timer 0 counter (high byte)	T0CNTH	199	В7Н	0	0	0	0	0	0	0	0
Timer 0 counter (low byte)	T0CNTL	200	В8Н	0	0	0	0	0	0	0	0
Timer 1 control resistor	T1CON	201	В9Н	0	0	0	0	0	0	0	0
Timer 1 data register (high byte)	T1DATAH	202	BAH	1	1	1	1	1	1	1	1
Timer 1 data register (low byte)	T1DATAL	203	BBH	1	1	1	1	1	1	1	1
Timer 1 counter (high byte)	T1CNTH	204	всн	0	0	0	0	0	0	0	0
Timer 1 counter (low byte)	T1CNTL	205	BDH	0	0	0	0	0	0	0	0
Timer 2 control register	T2CON	206	BEH	0	0	0	0	0	0	0	0
Timer 2 data register	T2DATA	207	BFH	1	1	1	1	1	1	1	1
Timer 2 counter	T2CNT	208	D0H	0	0	0	0	0	0	0	0
A/D converter control register	ADCON	209	D1H	0	0	0	0	0	0	0	0
A/D converter data register (high byte)	ADDATAH	210	D2H	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
A/D converter data register (low byte)	ADDATAL	211	D3H	-	-	ı	-	-	-	Χ	Χ
System clock control register	CLKCON	212	D4H	0	0	0	0	0	0	0	0
System flags register	FLAGS	213	D5H	Х	Χ	Х	Χ	ı	ı	_	_
Interrupt pending register 1	INTPND1	214	D6H	_	0	0	0	0	0	0	0
Interrupt pending register 2	INTPND2	215	D7H	0	0	0	0	0	0	0	0
Interrupt pending register 3	INTPND3	216	D8H	0	0	0	0	0	0	0	0
Stack pointer	SP	217	D9H	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
Watch timer control register	WTCON	218	DAH	_	0	0	0	0	0	0	-
Locations DBH is not mapped											

S3C94A5/F94A5 RESET and POWER-DOWN

Table 8-1. Register Values after RESET (Continued)

Register Name	Mnemonic	Add	ress		Bit Values after RESET						
		Dec	Hex	7	6	5	4	3	2	1	0
Basic timer control register	BTCON	220	DCH	0	0	0	0	0	0	0	0
Basic timer counter	BTCNT	221	DDH	0	0	0	0	0	0	0	0
Location DEH is not mapped											
System mode register	SYM	223	DFH	-	_	_	-	0	0	0	0
STOP control register	STPCON	224	E0H	0	0	0	0	0	0	0	0
SIO control register	SIOCON	225	E1H	0	0	0	0	0	0	0	_
SIO data register	SIODATA	226	E2H	0	0	0	0	0	0	0	0
SIO prescaler register	SIOPS	227	ЕЗН	0	0	0	0	0	0	0	0
Port 1 data register	P1	228	E4H	0	0	0	0	0	0	0	0
Port 2 data register	P2	229	E5H	0	0	0	0	0	0	0	0
Port 3 data register	P3	230	E6H	0	0	0	0	0	0	0	0
Port 4 data register	P4	231	E7H	0	0	0	0	0	0	0	0
Port 5 data register	P5	232	E8H	0	0	0	0	0	0	0	0
	Location E9H	is not r	mapped	t							
Port 1 control register (high byte)	P1CONH	234	EAH	_	_	0	0	0	0	0	0
Port 1 control register (low byte)	P1CONL	235	EBH	0	0	0	0	0	0	0	0
Port 1 interrupt control register	P1INT	236	ECH	_	0	0	0	0	0	0	0
Port 1 interrupt edge selection register (high byte)	P1EDGEH	237	EDH	ı	_	0	0	0	0	0	0
Port 1 interrupt edge selection register (low byte)	P1EDGEL	238	EEH	0	0	0	0	0	0	0	0
Port 2 control register (high byte)	P2CONH	239	EFH	_	_	_	_	0	0	0	0
Port 2 control register (low byte)	P2CONL	240	F0H	0	0	0	0	0	0	0	0
Port 2 pull-up control register	P2PUR	241	F1H	-	_	0	0	0	0	0	0
Port 3 control register (high byte)	P3CONH	242	F2H	ı	0	0	0	0	0	0	0
Port 3 control register (low byte)	P3CONL	243	F3H	0	0	0	0	0	0	0	0
Port 3 pull-up control register	P3PUR	244	F4H	ı	_	0	0	0	0	0	0
Port 3 interrupt control register	P3INT	245	F5H	ı	_	0	0	0	0	0	0
Port 3 interrupt edge selection register (high byte)	P3EDGEH	246	F6H	-	_	_	-	0	0	0	0
Port 3 interrupt edge selection register (low byte)	P3EDGEL	247	F7H	0	0	0	0	0	0	0	0
Port 4 control register (high byte)	P4CONH	248	F8H	-			-	0	0	0	0
Port 4 control register (middle byte)	P4CONM	249	F9H	0	0	0	0	0	0	0	0

RESET and POWER-DOWN S3C94A5/F94A5

Table 8-1. Register Values after RESET (Continued)

Register Name	Mnemonic	Add	ress	Bit Values after RESET							
		Dec	Hex	7	6	5	4	3	2	1	0
Port 4 control register (low byte)	P4CONL	250	FAH	-	1	0	0	0	0	0	0
Port 4 and 5 interrupt control register	P4n5INT	251	FBH	_	_	0	0	0	0	0	0
Port 4 pull-up control register	P4PUR	252	FCH	0	0	0	0	0	0	0	0
Port 5 control register (high byte)	P5CONH	253	FDH	0	0	0	0	0	0	0	0
Port 5 control register (low byte)	P5CONL	254	FEH	_	0	0	0	0	0	0	0
Location FFH is not mapped.											



I/O PORTS

OVERVIEW

The S3C94A5/F94A5 microcontroller has five bit-programmable I/O ports, P1–P5. Port 1 and port 5 are 7-bit ports, port 2 and port 3 are 6-bit ports and port 4 is 8-bit ports. This gives a total of 34 I/O pins. Each port can be flexibly configured to meet application design requirements.

The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required. All ports of the S3C94A5/F94A5 can be configured to input or output mode.

Table 9-1 gives you a general overview of S3C94A5/F94A5 I/O port functions.

Table 9-1. S3C94A5 Port Configuration Overview

Port	Configuration Options
1	1-bit programmable I/O port. Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. Alternatively P1 can be used as input for external interrupts INT.
2	1-bit programmable I/O port. Input or push-pull, open-drain output and software assignable pull-ups. Alternatively P2 can be used as AD0–AD5.
3	1-bit programmable I/O port. Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. Alternatively P3 can be used as input for external interrupts INT and can be used as AD6–AD11, and can be used as CLO, BUZ, T0OUT, T0CAP, and T0CLK.
4	1-bit programmable I/O port. Schmitt trigger input or push-pull, open-drain output and software assignable pull-ups. Alternatively P4 can be used as AD12–AD14 and can be used as SCK, SI, SO, T2CAP, T1CAP, T2OUT, and T1OUT and P4.7 can be used as input for external interrupts INT.
5	1-bit programmable I/O port. Input or push-pull, open-drain output and software assignable pull-ups. Alternatively P5.0 can be used as input for external interrupts INT and can be used as AD15.



PORT DATA REGISTERS

Table 9-2 gives you an overview of the register locations of all five S3C94A5/F94A5 I/O port data registers. Data registers for ports 1, 2, 3, 4, and 5 have the general format shown in Figure 9-1.

Register Name	Mnemonic	Decimal	Hex	R/W
Port 1 data register	P1	228	E4H	R/W
Port 2 data register	P2	229	E5H	R/W
Port 3 data register	P3	230	E6H	R/W
Port 4 data register	P4	231	E7H	R/W
Port 5 data register	P5	232	E8H	R/W

Table 9-2. Port Data Register Summary




Figure 9-1. S3C94A5/F94A5 I/O Port Data Register Format

PORT 1

Port 1 is a 7-bit I/O port with individually configurable pins. Port 1 pins are accessed directly by writing or reading the port 1 data register, P1 at location E4H in page 0. P1.0–P1.6 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P1.0–P1.3): INT
- High-nibble pins (P1.4–P1.6): INT

Port 1 Control Registers (P1CONH, P1CONL)

Port 1 has two 8-bit control registers: P1CONH for P1.4–P1.6 and P1CONL for P1.0–P1.3. A reset clears the P1CONH and P1CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input (with or without pull-up) or output mode (push-pull or open-drain).

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 1 control register must also be enabled in the associated peripheral module.

Port 1 Interrupt Enable, Pending, and Edge Selection Registers (P1INT, INTPND1, P1EDGEH/P1EDGEL)

To process external interrupts at the port 1 pins, three additional control registers are provided: the port 1 interrupt enable register P1INT (ECH, page 0), the port 1 interrupt pending bits INTPND1 (D6H, page 0), and the port 1 interrupt edge selection register P1EDGEH (EDH, page 0) and P1EDGEL (EEH, page 0).

The port 1 interrupt pending register bits lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the INTPND1 register at regular intervals.

When the interrupt enable bit of any port 1 pin is "1", a rising or falling edge at that pin will generate an interrupt request. The corresponding INTPND1 bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a "0" to the corresponding INTPND1 bit.






Figure 9-2. Port 1 Control Register, High Byte (P1CONH)




Figure 9-3. Port 1 Control Register, Low Byte (P1CONL)




Figure 9-4. Port 1 Interrupt Control Register (P1INT)




Figure 9-5. Interrupt Pending Register 1 (INTPND1)




Figure 9-6. Port 1 Interrupt Edge Selection Register, High Byte (P1EDGEH)




Figure 9-7. Port 1 Interrupt Edge Selection Register, Low Byte (P1EDGEL)

PORT 2

Port 2 is a 6-bit I/O port with individually configurable pins. Port 2 pins are accessed directly by writing or reading the port 2 data register, P2 at location E5H in page 0. P2.0–P2.5 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P2.0–P2.3): AD0–AD3
- High-nibble pins (P2.4–P2.5): AD4–AD5

Port 2 Control Registers (P2CONH, P2CONL)

Port 2 has two 8-bit control registers: P2CONH for P2.4–P2.5 and P2CONL for P2.0–P2.3. A reset clears the P2CONH and P2CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input or output mode (push-pull or open-drain) and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 2 control register must also be enabled in the associated peripheral module.

Port 2 Pull-up Resistor Control Register (P2PUR)

Using the port 2 pull-up control register, P2PUR (F1H, page 0), you can configure pull-up resistors to individual port 2 pins.




Figure 9-8. Port 2 Control Register, High Byte (P2CONH)




Figure 9-9. Port 2 Control Register, Low Byte (P2CONL)




Figure 9-10. Port 2 Pull-up Control Register (P2PUR)

PORT 3

Port 3 is a 6-bit I/O port with individually configurable pins. Port 3 pins are accessed directly by writing or reading the port 3 data register, P3 at location E6H in page 0. P3.0–P3.5 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P3.0–P3.3): AD6–AD9, CLO, BUZ, T0OUT/T0PWM, INT
- High-nibble pins (P3.4–P3.5): AD10–AD11, T0CAP, T0CLK, INT

Port 3 Control Registers (P3CONH, P3CONL)

Port 3 has two 8-bit control registers: P3CONH for P3.3–P3.5 and P3CONL for P3.0–P3.2. A reset clears the P3CONH and P3CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input or output mode (push-pull or open-drain) and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 3 control register must also be enabled in the associated peripheral module.

Port 3 Pull-up Resistor Control Register (P3PUR)

Using the port 3 pull-up control register, P3PUR (F4H, page 0), you can configure pull-up resistors to individually port 3 pins.

Port 3 Interrupt Enable, Pending, and Edge Selection Registers(P3INT, INTPND2.5-0, P3EDGEH/P3EDGEL)

To process external interrupts at the port 3 pins, three additional control registers are provided: the port 3 interrupt enable register P3INT (F5H, page 0), the port 3 interrupt pending bits INTPND2.5–.0 (D7H, page 0), and the port 3 interrupt edge selection register P3EDGEH (F6H, page 0) and P3EDGEL (F7H, page 0).

The port 3 interrupt pending register bits lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the INTPND2.5–.0 register at regular intervals.

When the interrupt enable bit of any port 3 pin is "1", a rising or falling edge at that pin will generate an interrupt request. The corresponding INTPND2 bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a "0" to the corresponding INTPND2 bit.




Figure 9-11. Port 3 Control Register, High Byte (P3CONH)




Figure 9-12. Port 3 Control Register, Low Byte (P3CONL)




Figure 9-13. Port 3 Interrupt Control Register (P3INT)




Figure 9-14. Interrupt Pending Register 2 (INTPND2)




Figure 9-15. Port 3 Interrupt Edge Selection Register, High Byte (P3EDGEH)




Figure 9-16. Port 3 Interrupt Edge Selection Register, Low Byte (P3EDGEL)




Figure 9-17. Port 3 Pull-up Control Register (P3PUR)

PORT 4

Port 4 is a 8-bit I/O port with individually configurable pins. Port 4 pins are accessed directly by writing or reading the port 4 data register, P4 at location E7H in page 0. P4.0–P4.7 can serve as inputs (with or without pull-up), as outputs (push-pull or open-drain) or you can be configured the following functions.

- Low-nibble pins (P4.0–P4.3): AD12–AD13, T1OUT/T1PWM, T2OUT/T2PWM, T1CAP, T2CAP
- High-nibble pins (P4.4–P4.7): SO, SI, SCK, AD14, INT

Port 4 Control Registers (P4CONH, P4CONM and P4CONL)

Port 4 has three 8-bit control registers: P4CONH for P4.6–P4.7, P4CONM for P4.2–P4.5, and P4CONL for P4.0–P4.1. A reset clears the P4CONH, P4CONM and P4CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input or output mode (push-pull or open-drain) and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 4 control register must also be enabled in the associated peripheral module.

Port 4 Pull-up Resistor Control Register (P4PUR)

Using the port 4 pull-up control register, P4PUR (FCH, page 0), you can configure pull-up resistors to individually port 4 pins.

Port 4.7 Interrupt Enable, Pending, and Edge Selection Registers (P4n5INT.4, INTPND2.6, P4n5INT.1-.0)

To process external interrupt at the port 4.7 pin, two additional control registers are provided: the port 4.7 interrupt enable register P4n5INT.4 (FBH, page 0), the port 4.7 interrupt pending bit INTPND2.6 (D7H, page 0), and the port 4.7 interrupt edge selection register P4n5INT.1–.0 (FBH, page 0).

The port 4.7 interrupt pending register bit lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the INTPND2.6 register at regular intervals.

When the interrupt enable bit of port 4.7 pin is "1", a rising or falling edge at that pin will generate an interrupt request. The corresponding INTPND2 bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a "0" to the corresponding INTPND2 bit.




Figure 9-18. Port 4 Control Register, High Byte (P4CONH)




Figure 9-19. Port 4 Control Register, Middle Byte (P4CONM)




Figure 9-20. Port 4 Control Register, Low Byte (P4CONL)




Figure 9-21. Port 4 Pull-up Control Register (P4PUR)




Figure 9-22. Port 4 and 5 Interrupt Control Register (P4n5INT)




Figure 9-23. Interrupt Pending Register 2 (INTPND2)

PORT 5

Port 5 is a 7-bit I/O port with individually configurable pins. Port 5 pins are accessed directly by writing or reading the port 5 data register, P5 at location E8H in page 0. P5.0–P5.6 can serve as inputs (with or without pull-up) as output (push-pull or open-drain) or you can be configured the following functions.

Low-nibble pins (P5.0–P5.3): AD15 and INT for only P5.0

Port 5 Control Registers (P5CONH, P5CONL)

Port 5 has two 8-bit control registers: P5CONH for P5.3–P5.6 and P4CONL for P5.0–P5.2. A reset clears the P5CONH and P5CONL registers to "00H", configuring all pins to input mode. You use control registers setting to select input (with or without pull-up) or output mode (push-pull or open-drain) and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 5 control register must also be enabled in the associated peripheral module.

Port 5.0 Interrupt Enable, Pending, and Edge Selection Registers (P4n5INT.5, INTPND2.7, P4n5INT.3-.2)

To process external interrupt at the port 5.0 pin, two additional control registers are provided: the port 5.0 interrupt enable register P4n5INT.5 (FBH, page 0), the port 5.0 interrupt pending bit INTPND2.7 (D7H, page 0), and the port 5.0 interrupt edge selection register P4n5INT.3–.2 (FBH, page 0).

The port 5.0 interrupt pending register bit lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the INTPND2.7 register at regular intervals.

When the interrupt enable bit of port 5.0 pin is "1", a rising or falling edge at that pin will generate an interrupt request. The corresponding INTPND2 bit is then automatically set to "1" and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must the clear the pending condition by writing a "0" to the corresponding INTPND2 bit.




Figure 9-24. Port 5 Control Register, High-Byte (P5CONH)






Figure 9-25. Port 5 Control Register, Low-Byte (P5CONL)




Figure 9-26. Port 4 and 5 Interrupt Control Register (P4n5INT)




Figure 9-27. Interrupt Pending Register 2 (INTPND2)

S3C94A5/F94A5 BASIC TIMER

10 BASIC TIMER

OVERVIEW

Basic timer (BT) can be used in two different ways:

— As a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction.

— To signal the end of the required oscillation stabilization interval after a reset or a stop mode release.

The functional components of the basic timer block are:

- Clock frequency divider (fxx divided by 4096, 1024, 128, or 16) with multiplexer
- 8-bit basic timer counter, BTCNT (DDH, read-only)
- Basic timer control register, BTCON (DCH, read/write)



BASIC TIMER S3C94A5/F94A5

BASIC TIMER CONTROL REGISTER (BTCON)

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. It is located in page 0, address DCH, and is read/write addressable using Register addressing mode.

A reset clears BTCON to "00H". This enables the watchdog function and selects a basic timer clock frequency of fx/4096. To disable the watchdog function, you must write the signature code "1010B" to the basic timer register control bits BTCON.7–BTCON.4.

The 8-bit basic timer counter, BTCNT (page 0, DDH), can be cleared at any time during normal operation by writing a "1" to BTCON.1. To clear the frequency dividers for the basic timer input clock and timer counters, you write a "1" to BTCON.0.




Figure 10-1. Basic Timer Control Register (BTCON)

S3C94A5/F94A5 BASIC TIMER

BASIC TIMER FUNCTION DESCRIPTION

Watchdog Timer Function

You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7–BTCON.4 to any value other than "1010B". (The "1010B" value disables the watchdog function.) A reset clears BTCON to "00H", automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the current CLKCON register setting), divided by 4096, as the BT clock.

A reset whenever a basic timer counter overflow occurs. During normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occurring. To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.

Oscillation Stabilization Interval Timer Function

You can also use the basic timer to program a specific oscillation stabilization interval following a reset or when stop mode has been released by an external interrupt.

In stop mode, whenever a reset or an internal and an external interrupt occurs, the oscillator starts. The BTCNT value then starts increasing at the rate of fxx/4096 (for reset), or at the rate of the preset clock source (for an internal and an external interrupt). When BTCNT.3 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when stop mode is released:

- 1. During stop mode, a power-on reset or an internal and an external interrupt occurs to trigger the stop mode release and oscillation starts.
- 2. If a power-on reset occurred, the basic timer counter will increase at the rate of fxx/4096. If an internal and an external interrupt is used to release stop mode, the BTCNT value increases at the rate of the preset clock source.
- 3. Clock oscillation stabilization interval begins and continues until bit 3 of the basic timer counter overflows.
- 4. When a BTCNT.3 overflow occurs, normal CPU operation resumes.



BASIC TIMER S3C94A5/F94A5




Figure 10-2. Basic Timer Block Diagram

S3C94A5/F94A5 16-BIT TIMER 0

11

16-BIT TIMER 0

OVERVIEW

Timer/counter 0 has three operating modes, one of which you select using the appropriate T0CON setting:

- Interval timer mode
- Capture input mode with a rising or falling edge trigger at the P3.4 pin
- PWM mode

Timer/counter 0 has the following functional components:

- Clock frequency divider (fxx divided by 1024, 256, 64, 8, or 1) with multiplexer
- External clock input (P3.5, T0CLK)
- 16-bit counter(T0CNTH,T0CNTL), 16-bit comparator, and 16-bit reference data register(T0DATAH,T0DATAL)
- I/O pins for capture input, match output, or PWM output (P3.4/T0CAP, P3.3/T0OUT, P3.3/T0PWM)
- Timer 0 overflow interrupt and match/capture interrupt generation
- Timer 0 control register, T0CON (page 0, B4H, read/write)

TIMER/COUNTER 0 CONTROL REGISTER (T0CON)

You use the timer 0 control register, T0CON, to

- Select the timer 0 operating mode (interval timer, capture mode, or PWM mode)
- Select the timer 0 input clock frequency
- Clear the timer 0 counter, T0CNTH/T0CNTL
- Enable the timer 0 overflow interrupt or timer 0 match/capture interrupt

16-BIT TIMER 0 S3C94A5/F94A5

T0CON is located in page 0, at address B4H, and is read/write addressable using register addressing mode.

A reset clears T0CON to "00H". This sets timer 0 to normal interval timer mode, selects an input clock frequency of fxx/1024, and disables all timer 0 interrupts. You can clear the timer 0 counter at any time during normal operation by writing a "1" to T0CON.2.

To enable the timer 0 match/capture interrupt (T0INT), you must write T0CON.1 to "1". To detect a match/capture interrupt pending condition, the application program polls INTPND3.0. When a "1" is detected, a timer 0 match or capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by software by writing a "0" to the timer 0 match/capture interrupt pending bit, INTPND3.0.




Figure 11-1. Timer 0 Control Register (T0CON)

S3C94A5/F94A5 16-BIT TIMER 0




Figure 11-2. Interrupt Pending Register 3 (INTPND3)

16-BIT TIMER 0 S3C94A5/F94A5

TIMER 0 FUNCTION DESCRIPTION

Interval Timer Mode

In interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 0 reference data register, T0DATAH/T0DATAL. The match signal generates a timer 0 match interrupt (T0INT) and clears the counter.

If, for example, you write the value "1087H" to T0DATAH/T0DATAL, the counter will increment until it reaches "1087H". At this point, the timer 0 interrupt request is generated, the counter value is reset, and counting resumes. With each match, the level of the signal at the timer 0 output pin is inverted (see Figure 11-3).




Figure 11-3. Simplified Timer 0 Function Diagram: Interval Timer Mode

S3C94A5/F94A5 16-BIT TIMER 0

Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T0PWM (P3.3) pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 0 data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at "FFFFH", and then continues incrementing from "0000H".

Although you can use the match signal to generate a timer 0 overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the T0PWM (P3.3) pin is held to Low level as long as the reference data value is *less than or equal to* (\leq) the counter value and then the pulse is held to High level for as long as the data value is *greater than* (>) the counter value. One pulse width is equal to $t_{CLK} \times 65536$ (see Figure 11-4).




Figure 11-4. Simplified Timer 0 Function Diagram: PWM Mode

16-BIT TIMER 0 S3C94A5/F94A5

Capture Mode

In capture mode, a signal edge that is detected at the T0CAP (P3.4) pin opens a gate and loads the current counter value into the timer 0 data register. You can select rising or falling edges to trigger this operation.

Timer 0 also gives you capture input source: the signal edge at the T0CAP (P3.4) pin. You select the capture input by setting the values of the timer 0 capture input selection bits in the port 3 control register, P3CONH.4–.3, (page 0, F2H). When P3CONH.4–.3 is "00", the T0CAP input is selected.

Both kinds of timer 0 interrupts can be used in capture mode: the timer 0 overflow interrupt is generated whenever a counter overflow occurs; the timer 0 match/capture interrupt is generated whenever the counter value is loaded into the timer 0 data register.

By reading the captured data value in T0DATAH/T0DATAL, and assuming a specific value for the timer 0 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T0CAP pin (see Figure 11-5).




Figure 11-5. Simplified Timer 0 Function Diagram: Capture Mode

S3C94A5/F94A5 16-BIT TIMER 0




Figure 11-6. Timer 0 Block Diagram

S3C94A5/F94A5 16-BIT TIMER 1

12 16-BIT TIMER 1

OVERVIEW

Timer/counter 1 has three operating modes, one of which you select using the appropriate T1CON setting:

- Interval timer mode
- Capture input mode with a rising or falling edge trigger at the P4.2 pin
- PWM mode

Timer/counter 1 has the following functional components:

- Clock frequency divider (fxx divided by 1024, 256, 64, 8, or 1) with multiplexer
- 16-bit counter(T1CNTH,T1CNTL), 16-bit comparator, and 16-bit reference data register(T1DATAH,T1DATAL)
- I/O pins for capture input, match output, or PWM output (P4.2/T1CAP, P4.0/T1OUT, P4.0/T1PWM)
- Timer 1 overflow interrupt and match/capture interrupt generation
- Timer 1 control register, T1CON (page 0, B9H, read/write)

TIMER/COUNTER 1 CONTROL REGISTER (T1CON)

You use the timer 1 control register, T1CON, to

- Select the timer 1 operating mode (interval timer, capture mode, or PWM mode)
- Select the timer 1 input clock frequency
- Clear the timer 1 counter, T1CNTH/T1CNTL
- Enable the timer 1 overflow interrupt or timer 1 match/capture interrupt

16-BIT TIMER 1 S3C94A5/F94A5

T1CON is located in page 0, at address B9H, and is read/write addressable using register addressing mode.

A reset clears T1CON to "00H". This sets timer 1 to normal interval timer mode, selects an input clock frequency of fxx/1024, and disables all timer 1 interrupts. You can clear the timer 1 counter at any time during normal operation by writing a "1" to T1CON.2.

To enable the timer 1 match/capture interrupt (T1INT), you must write T1CON.1 to "1". To detect a match/capture interrupt pending condition, the application program polls INTPND3.2. When a "1" is detected, a timer 1 match or capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by software by writing a "0" to the timer 1 match/capture interrupt pending bit, INTPND3.2.




Figure 12-1. Timer 1 Control Register (T1CON)

S3C94A5/F94A5 16-BIT TIMER 1




Figure 12-2. Interrupt Pending Register 3 (INTPND3)

16-BIT TIMER 1 S3C94A5/F94A5

TIMER 1 FUNCTION DESCRIPTION

Interval Timer Mode

In interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 1 reference data register, T1DATAH/T1DATAL. The match signal generates a timer 1 match interrupt (T1INT) and clears the counter.

If, for example, you write the value "1087H" to T1DATAH/T1DATAL, the counter will increment until it reaches "1087H". At this point, the timer 1 interrupt request is generated, the counter value is reset, and counting resumes. With each match, the level of the signal at the timer 1 output pin is inverted (see Figure 12-3).




Figure 12-3. Simplified Timer 1 Function Diagram: Interval Timer Mode

S3C94A5/F94A5 16-BIT TIMER 1

Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T1PWM (P4.0) pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 1 data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at "FFFFH", and then continues incrementing from "0000H".

Although you can use the match signal to generate a timer 1 overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the T1PWM (P4.0) pin is held to Low level as long as the reference data value is *less than or equal to* (\leq) the counter value and then the pulse is held to High level for as long as the data value is *greater than* (>) the counter value. One pulse width is equal to $t_{CLK} \times 65536$ (see Figure 12-4).




Figure 12-4. Simplified Timer 1 Function Diagram: PWM Mode

16-BIT TIMER 1 S3C94A5/F94A5

Capture Mode

In capture mode, a signal edge that is detected at the T1CAP (P4.2) pin opens a gate and loads the current counter value into the timer 1 data register. You can select rising or falling edges to trigger this operation.

Timer 1 also gives you capture input source: the signal edge at the T1CAP (P4.2) pin. You select the capture input by setting the values of the timer 1 capture input selection bits in the port 4 control register, P4CONM.1–.0, (page 0, F9H). When P4CONM.1–.0 is "00", the T1CAP input is selected.

Both kinds of timer 1 interrupts can be used in capture mode: the timer 1 overflow interrupt is generated whenever a counter overflow occurs; the timer 1 match/capture interrupt is generated whenever the counter value is loaded into the timer 1 data register.

By reading the captured data value in T1DATAH/T1DATAL, and assuming a specific value for the timer 1 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T1CAP pin (see Figure 12-5).




Figure 12-5. Simplified Timer 1 Function Diagram: Capture Mode

S3C94A5/F94A5 16-BIT TIMER 1




Figure 12-6. Timer 1 Block Diagram

S3C94A5/F94A5 8-BIT TIMER 2

13 8-BIT TIMER 2

OVERVIEW

Timer/counter 2 has three operating modes, one of which you select using the appropriate T2CON setting:

- Interval timer mode
- Capture input mode with a rising or falling edge trigger at the P4.3 pin
- PWM mode

Timer/counter 2 has the following functional components:

- Clock frequency divider (fxx divided by 1024, 256, 64, 8, or 1) with multiplexer
- 8-bit counter(T2CNT), 8-bit comparator, and 8-bit reference data register(T2DATA)
- I/O pins for capture input, match output, or PWM output (P4.3/T2CAP, P4.1/T2OUT, P4.1/T2PWM)
- Timer 2 overflow interrupt and match/capture interrupt generation
- Timer 2 control register, T2CON (page 0, BEH, read/write)

TIMER/COUNTER 2 CONTROL REGISTER (T2CON)

You use the timer 2 control register, T2CON, to

- Select the timer 2 operating mode (interval timer, capture mode, or PWM mode)
- Select the timer 2 input clock frequency
- Clear the timer 2 counter, T2CNT
- Enable the timer 2 overflow interrupt or timer 2 match/capture interrupt

8-BIT TIMER 2 S3C94A5/F94A5

T2CON is located in page 0, at address BEH, and is read/write addressable using register addressing mode.

A reset clears T2CON to "00H". This sets timer 2 to normal interval timer mode, selects an input clock frequency of fxx/1024, and disables all timer 2 interrupts. You can clear the timer 2 counter at any time during normal operation by writing a "1" to T2CON.2.

To enable the timer 2 match/capture interrupt (T2INT), you must write T2CON.1 to "1". To detect a match/capture interrupt pending condition, the application program polls INTPND3.4. When a "1" is detected, a timer 2 match or capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by software by writing a "0" to the timer 2 match/capture interrupt pending bit, INTPND3.4.




Figure 13-1. Timer 2 Control Register (T2CON)

S3C94A5/F94A5 8-BIT TIMER 2




Figure 13-2. Interrupt Pending Register 3 (INTPND3)

8-BIT TIMER 2 S3C94A5/F94A5

TIMER 2 FUNCTION DESCRIPTION

Interval Timer Mode

In interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 2 reference data register, T2DATA. The match signal generates a timer 2 match interrupt (T2INT) and clears the counter.

If, for example, you write the value "10H" to T2DATA, the counter will increment until it reaches "10H". At this point, the timer 2 interrupt request is generated, the counter value is reset, and counting resumes. With each match, the level of the signal at the timer 2 output pin is inverted (see Figure 13-3).




Figure 13-3. Simplified Timer 2 Function Diagram: Interval Timer Mode

S3C94A5/F94A5 8-BIT TIMER 2

Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the T2PWM (P4.1) pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer 2 data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at "FFH", and then continues incrementing from "00H".

Although you can use the match signal to generate a timer 2 overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the T2PWM (P4.1) pin is held to Low level as long as the reference data value is *less than or equal to* (\leq) the counter value and then the pulse is held to High level for as long as the data value is *greater than* (>) the counter value. One pulse width is equal to $t_{CLK} \times 256$ (see Figure 13-4).




Figure 13-4. Simplified Timer 2 Function Diagram: PWM Mode

8-BIT TIMER 2 S3C94A5/F94A5

Capture Mode

In capture mode, a signal edge that is detected at the T2CAP (P4.3) pin opens a gate and loads the current counter value into the timer 2 data register. You can select rising or falling edges to trigger this operation.

Timer 2 also gives you capture input source: the signal edge at the T2CAP (P4.3) pin. You select the capture input by setting the values of the timer 2 capture input selection bits in the port 4 control register, P4CONM.3–.2, (page 0, F9H). When P4CONM.3–.2 is "00", the T2CAP input is selected.

Both kinds of timer 2 interrupts can be used in capture mode: the timer 2 overflow interrupt is generated whenever a counter overflow occurs; the timer 2 match/capture interrupt is generated whenever the counter value is loaded into the timer 2 data register.

By reading the captured data value in T2DATA, and assuming a specific value for the timer 2 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T2CAP pin (see Figure 13-5).




Figure 13-5. Simplified Timer 2 Function Diagram: Capture Mode

S3C94A5/F94A5 8-BIT TIMER 2




Figure 13-6. Timer 2 Block Diagram

S3C94A5/F94A5 WATCH TIMER

14 WATCH TIMER

OVERVIEW

Watch timer functions include real-time and watch-time measurement and interval timing for the system clock. To start watch timer operation, set bit 1 of the watch timer control register, WTCON.1 to "1".

And if you want to service watch timer overflow interrupt, then set the WTCON.6 to "1".

The watch timer overflow interrupt pending condition (INTPND3.7) must be cleared by software in the application's interrupt service routine by means of writing a "0" to the INTPND3.7 interrupt pending bit.

After the watch timer starts and elapses a time, the watch timer interrupt pending bit (INTPND3.7) is automatically set to "1", and interrupt requests commence in 3.91ms, 0.25, 0.5 and 1-second intervals by setting Watch timer speed selection bits (WTCON.3 - .2).

The watch timer can generate a steady 0.5 kHz, 1 kHz, 2 kHz, or 4 kHz signal to BUZ output pin for Buzzer. By setting WTCON.3 and WTCON.2 to "11b", the watch timer will function in high-speed mode, generating an interrupt every 3.91 ms. High-speed mode is useful for timing events for program debugging sequences.

Watch timer has the following functional components:

- Real time and watch-time measurement
- Using a main clock source
- I/O pin for buzzer output frequency generator (P3.1, BUZ)
- Timing tests in high-speed mode
- Watch timer overflow interrupt generation
- Watch timer control register, WTCON (page 0, DAH, read/write)



WATCH TIMER S3C94A5/F94A5

WATCH TIMER CONTROL REGISTER (WTCON)

The watch timer control register, WTCON is used to select the input clock source, the watch timer interrupt time and Buzzer signal, to enable or disable the watch timer function. It is located in page 0 at address DAH, and is read/write addressable using register addressing mode.

A reset clears WTCON to "00H". This disable the watch timer.

So, if you want to use the watch timer, you must write appropriate value to WTCON.




Figure 14-1. Watch Timer Control Register (WTCON)

S3C94A5/F94A5 WATCH TIMER

WATCH TIMER CIRCUIT DIAGRAM




Figure 14-2. Watch Timer Circuit Diagram

S3C94A5/F94A5 A/D CONVERTER

15

10-BIT ANALOG-TO-DIGITAL CONVERTER

OVERVIEW

The 10-bit A/D converter (ADC) module uses successive approximation logic to convert analog levels entering at one of the sixteen input channels to equivalent 10-bit digital values. The analog input level must lie between the AV_{REF} and AV_{SS} values. The A/D converter has the following components:

- Analog comparator with successive approximation logic
- D/A converter logic (resistor string type)
- ADC control register (ADCON)
- Sixteen multiplexed analog data input pins (AD0–AD15)
- 10-bit A/D conversion data output register (ADDATAH/ADDATAL)
- 16-bit digital input port (Alternately, I/O port)

FUNCTION DESCRIPTION

To initiate an analog-to-digital conversion procedure, at first you must set with alternative function for ADC input enable at port 2, 3, 4, or 5 the pin set with alternative function can be used for ADC analog input. And you write the channel selection data in the A/D converter control register ADCON.4–.7 to select one of the sixteen analog input pins (AD0–15) and set the conversion start or enable bit, ADCON.0. The read-write ADCON register is located in page 0, at address D1H. The pins which are not used for ADC can be used for normal I/O.

During a normal conversion, ADC logic initially sets the successive approximation register to 800H (the approximate half-way point of an 10-bit register). This register is then updated automatically during each conversion step. The successive approximation block performs 10-bit conversions for one input channel at a time. You can dynamically select different channels by manipulating the channel selection bit value (ADCON.7–.4) in the ADCON register. To start the A/D conversion, you should set the enable bit, ADCON.0. When a conversion is completed, ADCON.3, the end-of-conversion(EOC) bit is automatically set to 1 and the result is dumped into the ADDATAH/ADDATAL register where it can be read. The A/D converter then enters an idle state. Remember to read the contents of ADDATAH/ADDATAL before another conversion starts. Otherwise, the previous result will be overwritten by the next conversion result.

NOTE

Because the A/D converter has no sample-and-hold circuitry, it is very important that fluctuation in the analog level at the AD0–AD15 input pins during a conversion procedure be kept to an absolute minimum. Any change in the input level, perhaps due to noise, will invalidate the result. If the chip enters to STOP or IDLE mode in conversion process, there will be a leakage current path in A/D block. You must use STOP or IDLE mode after ADC operation is finished.



A/D CONVERTER S3C94A5/F94A5

CONVERSION TIMING

The A/D conversion process requires 4 steps (4 clock edges) to convert each bit and 10 clocks to set-up A/D conversion. Therefore, total of 50 clocks are required to complete an 10-bit conversion: When fxx/8 is selected for conversion clock with an 4.5 MHz fxx clock frequency, one clock cycle is 1.78 us. Each bit conversion requires 4 clocks, the conversion rate is calculated as follows:

```
4 clocks/bit \times 10-bit + set-up time = 50 clocks, 50 clock \times 1.78 us = 89 us at 0.56 MHz (4.5 MHz/8)
```

Note that A/D converter needs at least 25µs for conversion time.

A/D CONVERTER CONTROL REGISTER (ADCON)

The A/D converter control register, ADCON, is located at address D1H in page 0. It has three functions:

- Analog input pin selection (bits 4, 5, 6 and 7)
- End-of-conversion status detection (bit 3)
- ADC clock selection (bits 2 and 1)
- A/D operation start or enable (bit 0)

After a reset, the start bit is turned off. You can select only one analog input channel at a time. Other analog input pins (AD0–AD15) can be selected dynamically by manipulating the ADCON.4–.7 bits. And the pins not used for analog input can be used for normal I/O function.




Figure 15-1. A/D Converter Control Register (ADCON)



S3C94A5/F94A5 A/D CONVERTER




Figure 15-2. A/D Converter Data Register (ADDATAH/ADDATAL)

INTERNAL REFERENCE VOLTAGE LEVELS

In the ADC function block, the analog input voltage level is compared to the reference voltage. The analog input level must remain within the range V_{SS} to V_{DD} .

Different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. The reference voltage level for the first conversion bit is always $1/2 \text{ V}_{DD}$.

A/D CONVERTER S3C94A5/F94A5

BLOCK DIAGRAM




Figure 15-3. A/D Converter Functional Block Diagram

S3C94A5/F94A5 A/D CONVERTER




Figure 15-4. Recommended A/D Converter Circuit for Highest Absolute Accuracy

S3C94A5/F94A5 SERIAL I/O INTERFACE

16

SERIAL I/O INTERFACE

OVERVIEW

Serial I/O modules, SIO can interface with various types of external device that require serial data transfer. The components of SIO function block are:

- 8-bit control register (SIOCON)
- Clock selector logic
- 8-bit data buffer (SIODATA)
- 8-bit prescaler (SIOPS)
- 3-bit serial clock counter
- Serial data I/O pins (SI, SO)
- Serial clock input/output pin (SCK)

The SIO module can transmit or receive &-bit serial data at a frequency determined by its corresponding control register settings. To ensure flexible data transmission rates, you can select an internal or external clock source.

PROGRAMMING PROCEDURE

To program the SIO module, follow these basic steps:

- Configure the I/O pins at port (SCK/SI/SO) by loading the appropriate value to the P4CONM and P4CONH register if necessary.
- 2. Load an 8-bit value to the SIOCON control register to properly configure the serial I/O module. In this operation, SIOCON.2 must be set to "1" to enable the data shifter.
- 3. For interrupt generation, set the serial I/O interrupt enable bit (SIOCON) to "1".
- 4. When you transmit data to the serial buffer, write data to SIODATA and set SIOCON.3 to 1, the shift operation starts.
- 5. When the shift operation (transmit/receive) is completed, the SIO pending bit (INTPND3.6) is set to "1" and SIO interrupt request is generated.

SERIAL I/O INTERFACE S3C94A5/F94A5

SIO CONTROL REGISTERS (SIOCON)

The control register for serial I/O interface module, SIOCON, is located at E1H in page 0. It has the control setting for SIO module.

- Clock source selection (internal or external) for shift clock
- Interrupt enable
- Edge selection for shift operation
- Clear 3-bit counter and start shift operation
- Shift operation (transmit) enable
- Mode selection (transmit/receive or receive-only)
- Data direction selection (MSB first or LSB first)

A reset clears the SIOCON value to "00H". This configures the corresponding module with an internal clock source at the SCK, selects receive-only operating mode, and clears the 3-bit counter. The data shift operation and the interrupt are disabled. The selected data direction is MSB-first.




Figure 16-1. Serial I/O Module Control Register (SIOCON)



S3C94A5/F94A5 SERIAL I/O INTERFACE

SIO PRE-SCALER REGISTER (SIOPS)

The prescaler register for serial I/O interface module, SIOPS, are located at E3H in page 0.

The value stored in the SIO pre-scale register, SIOPS, lets you determine the SIO clock rate (baud rate) as follows:

Baud rate = Input clock (fxx/2)/(Prescaler value + 1), or SCK input clock.




Figure 16-2. SIO Prescaler Register (SIOPS)

SIO BLOCK DIAGRAM




Figure 16-3. SIO Functional Block Diagram



SERIAL I/O INTERFACE S3C94A5/F94A5

SERIAL I/O TIMING DIAGRAM (SIO)




Figure 16-4. Serial I/O Timing in Transmit/Receive Mode (Tx at falling, SIOCON.4 = 0)




Figure 16-5. Serial I/O Timing in Transmit/Receive Mode (Tx at rising, SIOCON.4 = 1)



S3C94A5/F94A5 ELECTRICAL DATA

17

ELECTRICAL DATA

OVERVIEW

In this chapter, S3C94A5/F94A5 electrical characteristics are presented in tables and graphs. The information is arranged in the following order:

- Absolute maximum ratings
- D.C. electrical characteristics
- Data retention supply voltage in Stop mode
- Stop mode release timing when initiated by an external interrupt
- Stop mode release timing when initiated by a Reset
- I/O capacitance
- A.C. electrical characteristics
- A/D converter electrical characteristics
- Input timing for external interrupt
- Input timing for RESET
- Serial data transfer timing
- Oscillation characteristics
- Oscillation stabilization time
- Operating voltage range

ELECTRICAL DATA S3C94A5/F94A5

Table 17-1. Absolute Maximum Ratings

 $(T_A = 25^{\circ}C)$

Parameter	Symbol	Conditions	Rat	Unit	
Supply voltage	V _{DD}	_	- 0.3 t	V	
Input voltage	V _I	Ports 1–5	– 0.3 to	V	
Output voltage	Vo	_	-0.3 to $V_{DD} + 0.3$		V
Output current High	I _{OH}	One I/O pin active	– 15		
		All I/O pins active	42-SDIP	- 60	mA
			44-QFP	- 90	
Output current Low	I _{OL}	One I/O pin active	+ 30		
		All I/O pin active	42-SDIP	+ 100	mA
			44-QFP	+ 150	
Operating temperature	T _A	_	– 25 to + 85		°C
Storage temperature	T _{STG}	_	- 65 to + 150		°C

S3C94A5/F94A5 ELECTRICAL DATA

Table 17-2. D.C. Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 2.0 \text{ V} \text{ to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Operating voltage	V _{DD}	fx = 0.4–4MHz	2.0	_	5.5	V
		fx = 0.4–8MHz	2.7	_	5.5	
		fx = 0.4–12 MHz	3.0	-	5.5	
Input high voltage	V _{IH1}	Ports 2, 5	0.7 V _{DD}	_	V _{DD}	V
	V _{IH2}	Ports 1, 3, 4 nRESET	0.8 V _{DD}	_	V _{DD}	
	V _{IH3}	X _{IN} , X _{OUT}	V _{DD} - 0.1	_	V _{DD}	
Input low voltage	V _{IL1}	Ports 2, 5	-	_	0.3 V _{DD}	V
	V _{IL2}	Ports 1, 3, 4, nRESET	-	_	0.2 V _{DD}	
	V _{IL3}	X _{IN} , X _{OUT}	-	_	0.1	
Output high voltage	V _{OH}	V_{DD} = 2.7 to 5.5 V; All output ports; I_{OH} = -3 mA	V _{DD} – 1.0	-	V _{DD}	V
Output low voltage	V _{OL1}	V_{DD} = 2.7 to 5.5 V; All output ports; I_{OL} = 15 mA	-	-	1.0	V
	V _{OL2}	$V_{DD} = 3.3 \text{ V};$ All output ports; $I_{OL} = 20 \text{ mA}$	_	-	1.0	
Input high leakage current	I _{LIH1}	$V_I = V_{DD}$; All input pins except X_{IN} , X_{OUT}	-	-	3	μΑ
	I _{LIH2}	$V_{I} = V_{DD};$ X_{IN}, X_{OUT}	_	-	20	

ELECTRICAL DATA S3C94A5/F94A5

Table 17-2. D.C. Electrical Characteristics (Continued)

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input low leakage current	l _{LIL1}	V _I = 0 V; All input pins except nRESET, I _{LIL2}	-	-	-3	μΑ
	I _{LIL2}	$V_I = 0 V;$ X_{IN}, X_{OUT}			-20	
Output high leakage current	I _{LOH}	$V_O = V_{DD}$ All output pins	_	1	3	
Output low leakage current	I _{LOL}	V _O = 0 V All output pins	_	I	-3	
Pull-up resistor	R _{L1}	$V_1 = 0 \text{ V}; V_{DD} = 5 \text{V}, T_A = 25^{\circ}\text{C}$ Ports 1–5	15	35	70	kΩ
		$V_{DD} = 3V$, $T_A = 25^{\circ}C$	30	70	140	
	R _{L2}	$V_I = 0 \text{ V}; V_{DD} = 5\text{V}, T_A = 25^{\circ}\text{C}$ nRESET	150	250	400	
		$V_{DD} = 3V$, $T_A = 25^{\circ}C$	300	500	700	
Oscillator feed back resistors	R _{OSC1}	$V_{DD} = 5 \text{ V}, T_{A} = 25 \text{ °C}$ $X_{IN} = V_{DD}, X_{OUT} = 0 \text{ V}$	300	600	1500	kΩ

NOTE: Low leakage current is absolute value.

S3C94A5/F94A5 ELECTRICAL DATA

Table 17-2. D.C. Electrical Characteristics (Concluded)

$$(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$$

Parameter	Symbol	Condition	ons	Min	Тур	Max	Unit
Supply current (1)	I _{DD1}	Run mode: $V_{DD} = 5 V \pm 10\%$	12.0 MHz	-	6.0	18.0	mA
		Crystal oscillator C1 = C2 = 22pF	4.19 MHz		2.5	6.0	
		V _{DD} = 3 V ± 10%	8.0 MHz		2.5	5.0	
			4.19 MHz		1.5	3.0	
	I _{DD2}	Idle mode: V _{DD} = 5 V ± 10%	12.0 MHz		1.5	4.0	
		Crystal oscillator C1 = C2 = 22pF	4.19 MHz		1.0	2.0	
		V _{DD} = 3 V ± 10%	8.0 MHz		0.5	1.6	
			4.19 MHz		0.4	0.8	
	I _{DD3} ⁽²⁾	Stop mode; $V_{DD} = 5 \text{ V} \pm T_A = 25 \text{ °C}$: 10%,		0.5	3	μΑ
		Stop mode; $V_{DD} = 3 \text{ V} \pm T_A = 25 \text{ °C}$	10%,		0.3	2	
		$T_A = -25 ^{\circ}\text{C} \text{ to + 85 }^{\circ}\text{C}$			_	10	

NOTES:

- 1. Supply current does not include current drawn through internal pull-up resistors and ADC.
- 2. I_{DD3} is current when main clock and oscillation stops.
- 3. Every values in this table is measured when bits 4-3 of the system clock control register (CLKCON.4-.3) is set to 11B.

ELECTRICAL DATA S3C94A5/F94A5

Table 17-3. Data Retention Supply Voltage in Stop Mode

$$(T_A = -25 \degree C \text{ to } + 85 \degree C)$$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Data retention supply voltage	V_{DDDR}	-	2.0	I	5.5	V
Data retention supply current	I _{DDDR}	Stop mode, $T_A = 25$ °C $V_{DDDR} = 2.0 \text{ V}$	_	-	1	μΑ




Figure 17-1. Stop Mode Release Timing When Initiated by an External Interrupt

S3C94A5/F94A5 ELECTRICAL DATA




Figure 17-2. Stop Mode Release Timing When Initiated by a RESET

Table 17-4. Input/Output Capacitance

$$(T_A = 25 \, ^{\circ}C, V_{DD} = 0 \, V)$$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input capacitance	C _{IN}	f = 1 MHz; unmeasured pins are connected to V _{SS}	-	_	10	pF
Output capacitance	C _{OUT}					
I/O capacitance	C _{IO}					

ELECTRICAL DATA S3C94A5/F94A5

Table 17-5. A.C. Electrical Characteristics

 $(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 2.7 \text{ V to } 5.5 \text{ V})$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SCK cycle time	t _{KCY}	External SCK source	330	_	-	ns
		Internal SCK source	330			
SCK high, low width	t _{KH} , t _{KL}	External SCK source	165			
		Internal SCK source	t _{KCY} /2-20			
SI setup time to SCK	t _{SIK}	External SCK source	80			
high		Internal SCK source	80			
SI hold time to SCK high	t _{KSI}	External SCK source	130			
		Internal SCK source	130			
Output delay for SCK to	t _{KSO}	External SCK source	_	_	100	ns
SO		Internal SCK source			80	
Interrupt input, High, Low width	t _{INTH,} t _{INTL}	All interrupt V _{DD} = 3 V	500	700	_	ns
nRESET input Low width	t _{RSL}	Input V _{DD} = 3 V	10	ı	-	μs

S3C94A5/F94A5 ELECTRICAL DATA

Table 17-6. A/D Converter Electrical Characteristics

$$(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C, V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}, V_{SS} = 0 \text{ V})$$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Resolution	_	-	_	10	_	bit
Total accuracy	_	V _{DD} = 5.12 V	_	_	±3	LSB
Integral linearity error	ILE	AV _{REF} = 5.12 V	_	_	±2	
Differential linearity error	DLE	AV _{SS} = 0 V	-	-	±1	
Offset error of top	EOT	CPU clock = 8 MHz	ı	±1	±3	
Offset error of bottom	EOB		-	±1	±3	
Conversion time (1)	T _{CON}	10-bit resolution 50 × fxx/4, fxx = 8MHz	25	_	_	μS
Analog input voltage	V _{IAN}	-	AV _{SS}	_	AV _{REF}	V
Analog input impedance	R _{AN}	-	2	1000	-	МΩ
Analog reference voltage	AV _{REF}	-	2.7	_	V _{DD}	V
Analog ground	AV _{SS}	-	V _{SS}	_	V _{SS} +0.3	V
Analog input current	I _{ADIN}	$AV_{REF} = V_{DD} = 5 V$	_	_	10	μΑ
Analog block current (2)	I _{ADC}	$AV_{REF} = V_{DD} = 5 V$	_	1	3	mA
		AV _{REF} = V _{DD} = 3 V		0.5	1.5	
		AV _{REF} = V _{DD} = 5 V When power down mode		100	500	nA

NOTES:

- 1. 'Conversion time' is the time required from the moment a conversion operation starts until it ends.
- 2. $I_{\mbox{ADC}}$ is an operating current during A/D conversion.




Figure 17-3. Input Timing for External Interrupts



ELECTRICAL DATA S3C94A5/F94A5




Figure 17-4. Input Timing for nRESET




Figure 17-5. Serial Data Transfer Timing

S3C94A5/F94A5 ELECTRICAL DATA

Table 17-7. Main Oscillation Characteristics

$$(T_A = -25^{\circ}C \text{ to } + 85^{\circ}C)$$

Oscillator	Clock Configuration	Parameter	Test Condition	Min	Тур	Max	Units
Crystal	C1 F	Crystal oscillation	3.0 V – 5.5 V	0.4	-	12	MHz
	XIN	frequency	2.7 V – 5.5 V	0.4	-	8	
	Xout C2		2.0 V – 5.5 V	0.4	_	4	
Ceramic	C1 _	Ceramic oscillation	3.0 V – 5.5 V	0.4	_	12	
Oscillator	XIN	frequency	2.7 V – 5.5 V	0.4	_	8	
	ZOUT C2		2.0 V – 5.5 V	0.4	_	4	
External		X _{IN} input frequency	3.0 V – 5.5 V	0.4	_	12	
Clock	XIN		2.7 V – 5.5 V	0.4	_	8	
	Хоит		2.0 V – 5.5 V	0.4	-	4	
RC	_	Frequency	5.0 V	0.4	_	2	MHz
Oscillator (mode1)	R XOUT		3.0 V	0.4	-	1	

ELECTRICAL DATA S3C94A5/F94A5

Table 17-8. Main Oscillator Stabilization Time

(T_A = $-25\,^{\circ}$ C to + 85 $^{\circ}$ C, V_{DD} = 2.0 V to 3.6 V)

Oscillator	Test Condition	Min	Тур	Max	Unit
Crystal	fx > 1 MHz	_	ı	40	ms
Ceramic	Oscillation stabilization occurs when V _{DD} is equal to the minimum oscillator voltage range.	_	ı	10	ms
External clock	X_{IN} input high and low width (t_{XH}, t_{XL})	41	_	1250	ns




Figure 17-6. Clock Timing Measurement at X_{IN}

S3C94A5/F94A5 ELECTRICAL DATA

Table 17-9. External RC Oscillation (Mode 2) Characteristics

$$(T_A = -25\,^{\circ}C \text{ to } + 85\,^{\circ}C, V_{DD} = 2.7\,\text{V} \text{ to } 5.5\,\text{V})$$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
RC oscillator frequency range ⁽¹⁾	f _{ERC}	T _A = 25 °C	4	-	8	MHz
Accuracy of RC oscillation (2)	ACC _{ERC}	$V_{DD} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}$	- 7	1	+7	%
		$V_{DD} = 3.3 \text{ V},$ $T_{A} = -25 \text{ °C to } 85 \text{ °C}$	–15	-	+15	
RC oscillator setup time (3)	t _{SUERC}	T _A = 25 °C	-	_	10	ms

NOTES:

- 1. The frequency is adjusted by external resistor.
- 2. The min/max frequencies are within the range of RC OSC frequency (4 MHz to 8 MHz).
- 3. Data based on characterization results, not tested in production.
- 4. The external resistor is connected between V_{DD} and X_{IN} pin (X_{OUT} pin should be open).

Table 17-10. Internal RC Oscillation Characteristics

$$(T_A = -10 \,^{\circ}\text{C} \text{ to } + 70 \,^{\circ}\text{C}, V_{DD} = 3.0 \,^{\circ}\text{V} \text{ to } 5.5 \,^{\circ}\text{V})$$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
RC oscillator frequency range ⁽¹⁾	f _{IRC}	$V_{DD} = 3.3 \text{ V}, T_{A} = 25 ^{\circ}\text{C}$	7	9	11	MHz
		$V_{DD} = 3.3 \text{ V},$ $T_{A} = -10 ^{\circ}\text{C to } 70 ^{\circ}\text{C}$	6	9	12	MHz
Clock duty ratio	T _{OD}	-	40	50	60	%
RC oscillator setup time (2)	t _{SUIRC}	T _A = 25 °C	_	_	10	ms

NOTES:

- 1. The internal RC OSC frequency is 9 MHz(typ) only.
- 2. Data based on characterization results, not tested in production.
- 3. X_{IN} and X_{OUT} pins should be open.

ELECTRICAL DATA S3C94A5/F94A5




Figure 17-7. Operating Voltage Range

S3C94A5/F94A5 MECHANICAL DATA

18

MECHANICAL DATA

OVERVIEW

The S3C94A5/F94A5 microcontroller is currently available in a 42-pin SDIP and 44-pin QFP package.




Figure 18-1. 42-SDIP-600 Package Dimensions

MECHANICAL DATA S3C94A5/F94A5




Figure 18-2. 44-QFP-1010B Package Dimensions

S3C94A5/F94A5 S3F94A5 FLASH MCU

19

S3F94A5 FLASH MCU

OVERVIEW

The S3F94A5 single-chip CMOS microcontroller is the Flash MCU version of the S3C94A5 microcontroller. It has an on-chip Flash MCU ROM instead of a masked ROM. The Flash ROM is accessed by serial data format.

The S3F94A5 is fully compatible with the S3C94A5, both in function and in pin configuration. Because of its simple programming requirements, the S3F94A5 is ideal as an evaluation chip for the S3C94A5.



S3F94A5 FLASH MCU S3C94A5/F94A5




Figure 19-1. S3F94A5 Pin Assignments (44-QFP-1010B)

S3C94A5/F94A5 S3F94A5 FLASH MCU




Figure 19-2. S3F94A5 Pin Assignments (42-SDIP-600)

S3F94A5 FLASH MCU S3C94A5/F94A5

Table 19-1. Descriptions of Pins Used to Read/Write the Flash ROM

Main Chip			During F	Programming
Pin Name	Pin Name	Pin No.	I/O	Function
P4.4	SDAT	27(20)	I/O	Serial data pin. Output port when reading and input port when writing. Can be assigned as a Input/push-pull output port.
P4.6	SCLK	29(22)	I/O	Serial clock pin. Input only pin.
TEST	V _{PP}	38(31)	I	Power supply pin for flash ROM cell writing (indicates that flash MCU enters into the writing mode). When 12.5 V is applied, flash MCU is in writing mode and when 5 V is applied, flash MCU is in reading mode. (option)
nRESET	nRESET	39(32)	1	Chip Initialization
V _{DD1} /V _{SS1}	V _{DD} /V _{SS}	43(36)/40(33)	_	Logic power supply pin. V _{DD} should be tied to +5 V during programming.

NOTE: Parentheses indicate pin number for 42-SDIP-600 package.

Table 19-2. Comparison of S3F94A5 and S3C94A5 Features

Characteristic	S3F94A5	S3C94A5
Program memory	16K-byte flash ROM	16K-byte mask ROM
Operating voltage (V _{DD})	2.0 V to 5.5 V	2.0 V to 5.5 V
FLASH MCU programming mode	$V_{DD} = 5 \text{ V}, V_{PP} (TEST) = 12.5 \text{ V}$	_
Programmability	User program multi time	Programmed at the factory

S3C94A5/F94A5 S3F94A5 FLASH MCU

OPERATING MODE CHARACTERISTICS

When 12.5 V is supplied to the V_{PP} (TEST) pin of the S3F94A5, the Flash ROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in Table 19-3 below.

Table 19-3. Operating Mode Selection Criteria

V _{DD}	V _{PP} (TEST)	REG/nMEM	Address (A15–A0)	R/W	Mode
5 V	5 V	0	0000H	1	Flash ROM read
	12.5 V	0	0000H	0	Flash ROM program
	12.5 V	0	0000H	1	Flash ROM verify
	12.5 V	1	0E3FH	0	Flash ROM read protection

NOTE: "0" means Low level; "1" means High level.

S3F94A5 FLASH MCU S3C94A5/F94A5

Table 19-4. D.C. Electrical Characteristics

(T_A = -25 °C to + 85 °C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions		Min	Тур	Max	Unit
Supply current (1)	I _{DD1}	Run mode: $V_{DD} = 5 V \pm 10\%$	12.0 MHz	-	6.0	18.0	mA
		Crystal oscillator C1 = C2 = 22pF	4.19 MHz		2.5	6.0	
		$V_{DD} = 3 V \pm 10\%$	8.0 MHz		2.5	5.0	
			4.19 MHz		1.5	3.0	
	I _{DD2}	Idle mode: $V_{DD} = 5 V \pm 10\%$	12.0 MHz		1.5	4.0	
		Crystal oscillator C1 = C2 = 22pF	4.19 MHz		1.0	2.0	
		$V_{DD} = 3 V \pm 10\%$	8.0 MHz		0.5	1.6	
			4.19 MHz		0.4	0.8	
	I _{DD3} ⁽²⁾	Stop mode; $V_{DD} = 5 \text{ V} \pm 10\%$ $T_A = 25^{\circ}\text{C}$			0.5	3	μА
		Stop mode; $V_{DD} = 5 \text{ V} \pm 10\%$ $T_A = 25^{\circ}\text{C}$			0.3	2	
		$T_A = -25^{\circ}\text{C to} + 85^{\circ}\text{C}$			_	10	

NOTES:

- 1. Supply current does not include current drawn through internal pull-up resistors and ADC.
- 2. $I_{\mbox{DD3}}$ is current when main clock oscillation stops.
- 3. Every values in this table is measured when bits 4-3 of the system clock control register (CLKCON.4-.3) is set to 11B.

S3C94A5/F94A5 S3F94A5 FLASH MCU




Figure 19-3. Operating Voltage Range

S3C94A5/F94A5 DEVELOPMENT TOOLS

20

DEVELOPMENT TOOLS

OVERVIEW

Samsung provides a powerful and easy-to-use development support system in turn key form. The development support system is configured with a host system, debugging tools, and support software. For the host system, any standard computer that operates with MS-DOS as its operating system can be used. One type of debugging tool including hardware and software is provided: the sophisticated and powerful in-circuit emulator, SMDS2+, for S3C7, S3C8, S3C9 families of microcontrollers. The SMDS2+ is a new and improved version of SMDS2. Samsung also offers support software that includes debugger, assembler, and a program for setting options.

SHINE

Samsung Host Interface for In-Circuit Emulator, SHINE, is a multi-window based debugger for SMDS2+. SHINE provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, added, or removed completely.

SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format. Assembled program code includes the object code that is used for ROM data and required SMDS program control data. To assemble programs, SAMA requires a source file and an auxiliary definition (DEF) file with device specific information.

SASM86

The SASM86 is an relocatable assembler for Samsung's S3C9-series microcontrollers. The SASM86 takes a source file containing assembly language statements and translates into a corresponding source code, object code and comments. The SASM86 supports macros and conditional assembly. It runs on the MS-DOS operating system. It produces the relocatable object code only, so the user should link object file. Object files can be linked with other object files and loaded into memory.

HEX2ROM

HEX2ROM file generates ROM code from HEX file which has been produced by assembler. ROM code must be needed to fabricate a microcontroller which has a mask ROM. When generating the ROM code (.OBJ file) by HEX2ROM, the value "FF" is filled into the unused ROM area up to the maximum ROM size of the target device automatically.

TARGET BOARDS

Target boards are available for all S3C9-series microcontrollers. All required target system cables and adapters are included with the device-specific target board.



DEVELOPMENT TOOLS S3C94A5/F94A5




Figure 20-1. SMDS Product Configuration (SMDS2+)

S3C94A5/F94A5 DEVELOPMENT TOOLS

TB94A5 TARGET BOARD

The TB94A5 target board is used for the S3C94A5 microcontroller. It is supported by the SMDS2+ development system.




Figure 20-2. TB94A5 Target Board Configuration



DEVELOPMENT TOOLS S3C94A5/F94A5

"To User_V_{CC}" **Operating Mode Comments Settings** The SMDS2/SMDS2+ supplies To User_Vcc $V_{\mbox{\footnotesize CC}}$ to the target board Target **TB94A5** (evaluation chip) and the target System system. Vcc SMDS2/SMDS2+ The SMDS2/SMDS2+ supplies To User_Vcc $V_{\mbox{\footnotesize CC}}$ only to the target board External Target TB94A5 Vcc -(evaluation chip). The target System system must have its own Vss · power supply. Vcc SMDS2/SMDS2+

Table 20-1. Power Selection Settings for TB94A5

 $\textbf{NOTE:} \quad \text{The following symbol in the "To User_V$_{CC}$" Setting column indicates the electrical short (off) configuration:$



Table 20-2. Smart Option Switch Settings for TB94A5

"Smart Opting" Settings	Comments			
Smart Option ON: "0" OFF: "1" OFF: "1"	The Smart Option is selected by this switch. For example the main oscillator is selected as internal RC oscillation if the switch 003FH.2/003FH.1/003FH.0 is set like this "ON/ON/OFF(001b)", respectively. Refer to the Smart Option of Chapter 2. Address Spaces.			

S3C94A5/F94A5 DEVELOPMENT TOOLS

SMDS2+ SELECTION (SAM8)

In order to write data into program memory that is available in SMDS2+, the target board should be selected to be for SMDS2+ through a switch as follows. Otherwise, the program memory writing function is not available.

Table 20-3. The SMDS2+ Tool Selection Setting





Table 20-4. Using Single Header Pins as the Input Path for External Trigger Sources



IDLE LED

The Yellow LED is ON when the evaluation chip (S3E94A0) is in idle mode.

STOP LED

The Red LED is ON when the evaluation chip (S3E94A0) is in stop mode.

DEVELOPMENT TOOLS S3C94A5/F94A5




Figure 20-3. Connectors (J101, J102) for TB94A5

S3C94A5/F94A5 DEVELOPMENT TOOLS




Figure 20-4. S3C94A5 Probe Adapter for 42-SDIP Package




Figure 20-5. S3C94A5 Probe Adapter for 44-QFP Package

S3C9 Series Mask ROM Order Form

Product description:					
Device Number: S3C9_ Product Order Form:	(write d	own the ROM code numb	per) Wafer Package Type:		
Package Marking (Che	ck One):				
Standard		istom A 10 chars)	Custom B (Max 10 chars each line)		
SEC @ \ Device Name	YWW Dev	@ YWW vice Name	@ YWW		
@ : Assembly site co	de, Y : Last number of asso	embly year, WW : We	eek of assembly		
Deliverable Deliverable	Required Delivery Date	Quantity	Comments		
ROM code	-	Not applicable	See ROM Selection Form		
Customer sample					
Risk order			See Risk Order Sheet		
New product Replacement If you are replacing an ex (What are the main Please check all to Price Development Used same m Mask Charge (US\$ / Wo	or oduct will you be using this of an existing product xisting product, please indicate a reasons you decided to us hat apply. Product qu system Technical s icom before Quality of c	Upgrade of an e Other the former product name) e a Samsung microcor ality support	•		
Customer Information: Company Name:		Telephone number			
Signatures:		releptione number			
•	rson placing the order)		(Technical Manager)		

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)

S3C9 Series Request for Production at Customer Risk

Customer Information:		
Company Name:		
Department:		
Telephone Number:		Fax:
Date:		
Risk Order Information:		
Device Number:	S3C9 (write	down the ROM code number)
Package:	Number of Pins:	Package Type:
Intended Application:		
Product Model Number:		
Customer Risk Order Agreeme	nt:	
	vith all SEC production specificat	he quantity stated below. We believe our risk order ions and, to this extent, agree to assume
Order Quantity and Delivery S	chedule:	
Risk Order Quantity:	PCS	
Delivery Schedule:		
Delivery Date (s)	Quantity	Comments
Signatures:		
	acing the Risk Order)	(SEC Sales Representative)

S3F9 Series MTP Factory Writing Order Form (1/2)

Product Description:			
Device Number: S3F9	(write c	down the ROM code num	ber)
Product Order Form:	Package	Pellet	Wafer
If the product order form is p	oackage:	Package T	-ype:
Package Marking (Check	One):		
Standard		Custom A	Custom B
	(M	ax 10 chars)	(Max 10 chars each line)
SEC @ YW	vw	@ YWW	@ YWW
Device Name		Device Name	
@ : Assembly site code	, Y : Last number of a	ssembly year, WW:	Week of assembly
Delivery Dates and Quant	titv:		
ROM Code Release		elivery Date of Device	Quantity
Please answer the following What is the purpose			
New product deve		Upgrade of a	n existing product
	•		Toxioning product
<u> </u>	an existing microcontrolle	<u> </u>	
	ing microcontroller, niegs	e moncale me lonner mic	crocontroller name
(ting microcontroller, pleas	e indicate the former mit)	crocontroller name
()	
(easons you decided to)	crocontroller name
(What are the main re	easons you decided to) use a Samsung micro	
What are the main re	easons you decided to t apply.) use a Samsung micro	controller in your product?
What are the main re Please check all that	easons you decided to tapply. Product Stem Technica	use a Samsung microoqquality	controller in your product? Features and functions
What are the main re Please check all that Price Development sys	easons you decided to tapply. Product Stem Technica	use a Samsung microoqquality	controller in your product? Features and functions Delivery on time
What are the main replease check all that Price Development sys Used same mico	easons you decided to tapply. Product Stem Technica	use a Samsung microoqquality	controller in your product? Features and functions Delivery on time
What are the main replease check all that Price Development sys Used same mico Customer Information:	easons you decided to tapply. Product Stem Technica	use a Samsung microoquality al support of documentation	controller in your product? Features and functions Delivery on time

(For duplicate copies of this form, and for additional ordering information, please contact your local Samsung sales representative. Samsung sales offices are listed on the back cover of this book.)

S3F94A5 MTP Factory Writing Order Form (2/2)

Device Number:	33F((write down the ROM code number)			
Customer Checksums: _					
Company Name:					
Signature (Engineer):					
Read Protection (1):	Yes	□ No			
Please answer the following quest	ions:				
Are you going to continue	ordering this device?				
Yes	No				
If so, how much will you b	e ordering?	PCS			
Application (Product Model	ID:)			
Audio	Video	Telecom			
LCD Databank	Caller ID	LCD Game			
Industrials	Home Applian	once Office Automation			
Remocon	Battery Charge	ger Other			
Please describe in detail its applic	ation				
NOTES:					

- 1. Once you choose a read protection, you cannot read again the programming code from the EPROM.
- 2. OTP Writing will be executed in our manufacturing site.
- 3. The writing program is completely verified by a customer. Samsung does not take on any responsibility for errors occurred from the writing program.